

FEATURES

- DDR3 SDRAM Integrated Module [HiMOD]:
 - $V_{DD}=V_{DD}Q=1.5V \pm 0.075V$
 - 1.5V center-terminated, push/pull I/O
 - Package: 16mm x 22mm x 1.2mm,
 13 x 21 matrix w/ 271balls
 - Matrix ball pitch: 1.00mm
- Space saving footprint
- ☐ Thermally enhanced, Impedance matched, integrated packaging
- ☐ Differential, bi-directional data strobe
- 8n-bit prefetch architecture
- 8 internal banks (per word, 4 words integrated in package)
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals.
- Programmable CAS (READ) latency (CL): 7, 8, 10, and 11
- ☐ CAS (WRITE) latency (CWL): 6, 7, 8,

- 9. and 11
- ☐ Fixed burst length (BL) of 8 and burst chop (BC) of 4
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self/Auto Refresh modes
- Operating Temperature Range (ambient temp=TA)
 - Commercial: 0°C to 70°C
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 105°C
 - Mil-Temp: -55°C to 125°C
- CORE clocking frequencies: 400, 533, 667, 800 MHz
- Data Transfer Rates: 800, 1066, 1333, 1600 Mbps
- Write leveling

D... - ----

- Multipurpose register
- Output Driver Calibration

Benefits

- 40% space savings while providing a surface mount friendly pitch (1.00mm)
- ☐ Reduced I/O routing (34%)
- 30% improvement in routings for your memory array
- Reduced trace lengths due to the highly integrated, impedance matched packaging
- □ Thermally enhanced packaging technology allow silicon integration without performance degradation due to power dissipation (heat)
- ☐ High T_{CE} organic laminate interposer for improved glass stability over a wide operating temperature
- Suitability of use in High Reliability applications requiring Mil-temp, nonhermetic device operation

*Note: This integrated product and/or its specifications are subject to change without notice. The latest document should be retrieved from STACKED Technologies prior to your design consideration.

iMOD Part Information ORDER NUMBER SPEED GRADE ST9D364M64SBG2x125 DDR3-1600 ST9D364M64SBG2x15 DDR3-1333 ST9D364M64SBG2x187 DDR3-1066 ST9D364M64SBG2x25 DDR3-800

PKG FOOTPRINT	1/0	РПСН	PKG NO.			
16mm x 22mm	271	1.00mm	BG2			







FEATURES




Table 1: Addressing	
Parameter	64 Meg x 64
Configuration	[8 Meg x 8 banks x 16] x 4
Refresh Count	8K
ROW Addressing	8K (A[12:0])
Back Addressing	8 (BA[2:0])
Column Addressing	1K (A[9:0])





List of Figures

Figure 1: [DDR3 Part Numbers	2
	Simplified State Diagram	8
Figure 3: F	Functional Block Diagram	
		11
-	·	15
	Overshoot Specifications	
	Jndershoot Specifications	
-	V _{IX} for Differential Signals	
	Single-Ended Requirements for Differential Signals	
	Definition of Differential AC-Swing and DVAC	
	Nominal Slew Rate Definition for Single-Ended Input Signals	
	Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	
	ODT Levels and I-V Characteristics	
-	ODT Timing Reference Load	
-	^t AON and ^t AOF Definitions	
	tAONPD and tAOFPD Definition	
-	^t ADC Definition	
•	Output Driver	
•	DQ Output Signal	
-	Differential Output Signal	
	Reference Output Load for AC Timing and Output Slew Rate	
	Nominal Slew Rate Definition for Single-Ended Output Signals	
	Nominal Differential Output Slew Rate Definition for DQS, DQS#	
	Nominal Slew Rate and [†] VAC for [†] IS (Command and Address - Clock)	
	Nominal Slew Rate for ^t IH (Command and Address - Clock)	
	Tangent Line for ¹IS (Command and Address - Clock)	
	Tangent Line for ¹IH (Command and Address - Clock)	
	Nominal Slew Rate and 'VAC for 'DS (DQ - Strobe)	
	Nominal Slew Rate for ^t DH (DQ-Strobe)	
	Nominal Slew Rate and 'VAC for 'DS (DQ-Strobe)	
	Nominal Slew Rate for ^t DH (DQ-Strobe)	
	Refresh Mode	
	DLL Enable Mode to DLL Disable Mode	
•	DLL Disable Mode to DLL Enable Mode	
	DLL Disable ^t DQSCK Timing	
Figure 37:	Change Frequency During Precharge Power-Down	82
Figure 38:	Write Leveling Concept	83
Figure 39:	Write Leveling Sequence	85
Figure 40:	Exit Write Leveling	86
Figure 41:	Initialization Sequence	88
Figure 42:	MRS-to-MRS Command Timing (MRD)	89
Figure 43:		90
Figure 44:	Mode Register 0 (MR0) Definitions	
	READ Latency	
	Mode Register 1 (MR1) Definition	
	READ Latency (AL=5, CL=6)	
	Mode Register 2 (MR2) Definition	





Figure 49:	CAS Write Latency	. 98
	Mode Register 3 (MR3) Definition	
-	Multipurpose Register (MPR) Block Diagram	
	MPR System Read Calibration with BL8 - Fixed Burst Order Single Readout	
	MPR System Read Calibration with BL8 - Fixed Burst Order, Back-to-Back Readout	
	MPR System Read Calibration with BC4 - Lower Nibble, then Upper Nibble	
	MPR System Read Calibration with BC4 - Upper Nibble, then Lower Nibble	
	ZQ Calibration Timing (ZQCL and ZQCS)	
Figure 57:	Example - Meeting 'RRD (MIN) and 'RCD (MIN)	109
	Example - ^t FAW	
	READ Latency	
Figure 60:	Consecutive READ Bursts (BL8)	. 111
	Consecutive READ Bursts (BC4)	
-	Nonconsecutive READ Bursts	
	READ (BL8) to WRITE (BL8)	
Figure 64:	READ (BC4) to WRITE (BC4) OTF	. 115
	READ to PRECHARGE (BL8)	
Figure 66:	READ to PRECHARGE (BC4)	117
Figure 67:	READ to PRECHARGE (AL=5, CL=6)	118
Figure 68:	READ with Auto Precharge (AL=4, CL=6)	119
Figure 69:	Data Output Timing - ^t DQSQ and Data Valid Window	121
	Data Strobe Timing - READs	
Figure 71:	Method for Calculating tLZ and tHZ	. 124
•	tRPRE Timing	
•	'RPST Timing	
	¹WPRE Timing	
	¹WPST Timing	
	Write Burst	
Figure 77:	Consecutive WRITE (BL8) to WRITE (BL8)	_ 129
Figure 78:	Consecutive WRITE (BC4) via MRS or OTF	_ 129
Figure 79:	Nonconsecutive WRITE to WRITE	130
Figure 80:	WRITE (BL8) to READ (BL8)	130
Figure 81:	WRITE to READ (BC4 Mode Register Setting)	131
Figure 82:	WRITE (BC4 OTF) to READ (BC4 OTF)	. 132
	WRITE (BL8) to PRECHARGE	
	WRITE (BC4 Mode Register Setting) to PRECHARGE	
	WRITE (BC4 OTF) to PRECHARGE	
Figure 86:	Data Input Timing	134
Figure 87:	Self Refresh Entry/Exit Timing	136
Figure 88:	Active Power-Down Entry and Exit	139
Figure 89:	Precharge Power-Down (Fast-Exit Mode) Entry and Exit	139
Figure 90:	Precharge Power-Down (Slow-Exit Mode) Entry and Exit	140
Figure 91:	Power-Down Entry After READ or READ with Auto Precharge (RDAP)	140
	Power-Down Entry After WRITE	
Figure 93:	Power-Down Entry After WRITE with Auto Precharge (WRAP)	_ 141
Figure 94:	REFRESH to Power-Down Entry	142
Figure 95:	ACTIVATE to Power-Down Entry	142
Figure 96:	PRECHARGE to Power-Down Entry	143
Figure 97:	MRS Command to Power-Down Entry	143
Figure 98:	Power-Down Exit to Refresh to Power-Down Entry	144





Figure 99: R	RESET Sequence	145
Figure 100: (On-Die Termination	146
Figure 101:	Dynamic ODT - ODT Asserted Before and After the WRITE, BC4	149
Figure 102:	Dynamic ODT - Without WRITE Command	149
Figure 103:	Dynamic ODT - ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	150
Figure 104:	Dynamic ODT - ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	150
Figure 105:	Dynamic ODT - ODT Pin Asserted with WRITE Command for 4 Clock cycles, BC4	151
Figure 106:	Synchronous ODT	152
Figure 107:	Synchronous ODT (BC4)	153
	ODT During READs	153
Figure 109:	Asynchronous ODT timing with Fast ODT Transition	154
Figure 110:	Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	155
Figure 111:	Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	157
Figure 112:	Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	158
Figure 113:	Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	158





List of Tables

Table 1: A	Addressing	2
Table 2: E	Ball/Signal Location and Description	12
Table 3: A	Absolute Maximum Ratings	16
Table 4: I	nput/Output Capacitance	16
Table 5: 1	Fiming Parameters for IDD Measurements - Clock Units	17
Table 6: I	DDD Measurement Loop	18
Table 7: I	DD1 Measurement Loop	19
Table 8: I	DD Measurement Conditions for Power-Down Currents	20
Table 9: I	DD2N/IDD3N Measurement Loop	21
Table 10:	I _{DD2NT} Measurement Loop	22
Table 11:	I _{DD4R} Measurement Loop	23
Table 12:	I _{DD4W} Measurement Loop	24
Table 13:	I _{DD5B} Measurement Loop	25
Table 14:	I _{DD} Measurement Loop	26
Table 15:	I _{DD7} Measurement Loop	27
Table 16:	I _{DD} Maximum Limits	28
Table 17:	DC Electrical Characteristics and Operating Conditions	29
	DC Electrical Characteristics and Input Conditions	
	Input Switching Conditions	
Table 20:	Control and Address Pins	32
Table 21:	Clock, Data, Strobe, and Mask Pins	32
Table 22:	Differential Input Operating Conditions (CKx, CKx DQSx, and DQSx\)	33
	Differential Input Operating Conditions (¹DVAC) for CKx, CKx DQSx, and DQSx\	
	Single-Ended Input Slew Rate	
Table 25:	Differential Input Slew Rate Definition	38
	On-Die Termination DC Electrical Characteristics	
	R _{TT} Effective Impedances	
	ODT Sensitivity Definition	
Table 29:	ODT Temperature & Voltage Sensitivity	41
Table 30:	ODT Timing Definitions	42
	Reference Settings for ODT Timing Measurements	
	34Ω Driver Impedance Characteristics	
	34Ω Driver Pull-Up and Pull-Down Impedance Calculations	
	34Ω Driver I_{OH}/I_{OL} Characteristics - $V_{DD} = V_{DDQ} = 1.5V$	
	34Ω Driver I_{OH}/I_{OL} Characteristics - $V_{DD} = V_{DDQ} = 1.575V$	
	34 Ω Driver I _{OH} /I _{OL} Characteristics - V _{DD} = V _{DDQ} = 1.425V	
	34Ω Output Driver Sensitivity Definition	
	34Ω Output Driver Voltage and Temperature Sensitivity	
	40 Ω Driver Impedance Characteristics	
	40Ω Output Driver Sensitivity Definition	
Table 41:	40Ω Output Driver Voltage and Temperature Sensitivity	48
Table 42:	Single-Ended Output Driver Characteristics	48
Table 43:	Differential Output Driver Characteristics	49
	Single-Ended Output Slew Rate	
	Differential Output Slew rate Definition	
	Speed Bins	
Table 47:	Electrical Characteristics and AC Operating Conditions	54
	Command and Address Setup and Hold Values Referenced at 1 V/ns - AC/DC Based	






Table 49:	Derating Values for [†] IS/ [†] IH - AC175/DC100-Based	62
	Derating Values for ^t IS/ ^t IH - AC150/DC100-Based	63
Table 51:	Minimum Required Time ¹ VAC above V _{IH (AC)} for a Valid Transition	63
Table 52:	Data Setup and Hold Values at 1V/ns (DQSx, DQSx\ at 2V/ns) - AC/DC based	68
Table 53:	Derating Value for ^t DS/ ^t DH - AC175/DC100 - Based	68
Table 54:	Derating Value for ^t DS/ ^t DH - AC150/DC100 - Based	69
Table 55:	Required Time ^t VAC Above V _{IH(AC)} (Below V _{IL[AC]}) For a Valid Transition	69
Table 56:	Truth Table - Command	74
Table 57:	Truth Table - CKE	75
Table 58:	Read Command Summary	76
Table 59:	Write Command Summary	76
Table 60:	Burst Order	92
Table 61:	Burst Order	101
Table 62:	Burst Order	102
Table 63:	SELF REFRESH Temperature and AUTO SELF REFRESH Description	137
Table 64:	SELF REFRESH Mode Summary	137
Table 65:	COMMAND to POWER-DOWN Entry Parameters	138
	POWER-DOWN Modes	138
	POWER-DOWN Modes	146
	ODT Parameter	147
	Dynamic ODT Specific Parameters	148
Table 70:	MODE REGISTERS for R _{TT_NOM}	148
Table 71:	MODE REGISTERS for R _{TT-WR}	148
	TIMING DIAGRAMS for DYNAMIC ODT	148
	SYNCHRONOUS ODT Parameters	152
	ASYNCHRONOUS ODT timing Parameters for All Speed Bins	154
Table 75:	ODT Parameters for POWER-DOWN (DLL Off) Entry and Exit Transition Period	155



STATE DIAGRAM







FUNCTIONAL DESCRIPTION

This DDR3 SDRAM Module uses double data rate architecture to achieve high speed operation. The double data rate (DDR) architecture is an 8n prefetch with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE access for the DRAM consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal memory core and eight corresponding n-bit-wide, one-half-clock-cycle data transfer at the I/O pin.

The differential strobes (DQSx, DQSx\) are transmitted externally, along with data, for use in data capture at the DRAM input receiver. DQS is center-aligned with data for WRITEs. The READ data is transmitted by the DRAM and edge-aligned to the data strobes.

The DRAM operates from a differential clock (CKx, CKx\). The crossing of CK going HIGH and CK\ going LOW is referred to as the positive edge of Clock (CK). Control, Command, and Address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

READ and WRITE accesses to the DRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and the starting column location for the burst access

DRAM devices use READ and WRITE BL8 and BC4. An AUTO PRE-CHARGE function may be enabled to provide a self-timed ROW PRE-CHARGE that is initiated at the end of the burst access.

As with standard DRAM devices, the pipelined, multi-bank architecture of the DRAM allows for concurrent operation, thereby providing high bandwidth by hiding ROW PRECHARGE and ACTIVATION time.

A SELF REFRESH mode is provided for all temperature grade offerings along with AUTO SELF REFRESH for Industrial product, as well as, power-saving, POWER-DOWN mode.

INDUSTRIAL TEMPERATURE

The industrial temperature (I) device requires the ambient temperature not exceed -40°C or +85°C. JEDEC specifications require the REFRESH rate to double when Ta exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the Ta is <0°C or >+85°C.


EXTENDED TEMPERATURE

The Extended temperature (E) device requires the ambient temperature not exceed -40°C or +105°C. JEDEC specifications require the refresh rate to double when TA exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the TA is <0°C or >85°C.

MILITARY, EXTREME OPERATING TEMPERATURE

The Mil-Temp (M) device requires the ambient temperature not exceed -55°C or +125°C. JEDEC requires the REFRESH rate double when TA exceeds +85°C and STACKED recommends an additional derating as specified in this document as to properly maintain the DRAM core cell charge at temperatures above Ta>105°C.






10



BALL /SIGNAL LOCATION (PBGA)



11



Ball Assignments	Symbol	Type	Description
L3, L10, M3, K9, M4,	A0, A1, A2,	Input	Address Inputs: Provide the ROW address for ACTIVATE commands, and the column address
M10, K3, M11, M5, K5,	A 3, A 4, A 5,		and auto precharge bit (A10) for READY/WRITE commands, to select one location out of the
K4, L4, K10	A6, A7, A8,		memory array in the respective bank. A10 sampled during a PRECHARGE command determines
	A9, A10 /AP,		whether the PRECHARGE applies to one bank (A ₁₀ LOW), bank selected by BA[2:0] or all banks
	A11, A12/BC		(A ₁₀ HIGH). The address inputs also provide the op-code during a LOAD MODE command.
			Address inputs are referenced to VrefCA. A12/BC#: when enabled in the mode register (MR), A12
			is sampled during READ and WRITE commands to determine whether burst chop, LOW = BC4
			burst chop).
M9, L11, F6	BAo, BA1,	Input	Bank Address Inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or
	BA ₂		PRECHARGE command is being applied. BA[2:0] define which mode register (MR ₀ , MR ₁ , MR ₂ , c
			MR ₃) is loaded during the LOAD MODE command. BA[2:0] are referenced to VrefCA.
K11, G7, F7	RFU	Input	Future Address: A13, A14, A15
U2, U3, V4, V3, E12,	CKx, CKx\	Input	Clock: CKx and CKx\ are differential clock inputs, one differential pair per WORD, four WORDs
E11, D10, D11			contained in the L9D3xxG64 product. All control and address input signals are sampled on the
			crossing of the positive edge of CKx and the negative edge of CKx\. Output data strobes (UDQSx
			UDQSx\ and LDQSx/LDQSx\) is referenced to the crossing of CKx and CKx\.
U9	CKE	Input	Clock Enable: CKE enables and disables internal circuitry and clocks on the SDRAM. The
			specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and
			operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH
			operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous
			for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh
			exit. Input buffers (excluding CKx, CKx CKE, RESET#, and ODT) are disabled during SELF
			REFRESH. CKE is referenced to VrefCA.
W6	CS/	Input	Chip Select: CS\ enables (registered LOW) and disables the command decoder. All commands
			are masked when CS\ is registered HIGH. CS\ provides for external rank selection on systems with
			multiple ranks. CS\ is considered part of the command code. CS\ is referenced to VrefCA.
R11, P8, R12, N12,	DMx	Input	Input Data Mask: DMx is the byte wide data mask for the respective 8-bit data fields. The data
G3, H6, G2,			mask input, masks WRITE data. Byte data is masked when DMx is sampled HIGH. DMx pins are
J2			structured as inputs only, the pins electrical loading is designed to match that of the DQ, DQSx,
			DQSx# pins.
V6	RAS\	Input	ROW Address Strobe/Select: Defines the command being entered along CAS WE and CS\.
			This input pin is referenced to VrefCA.
V7	CAS\	Input	COLUMN Address Strobe/Select: Defines the command being entered along with RAS WE
			and CS\. This input pin is referenced to VrefCA.
U10	WE\	Input	WRITE Enable Input: Defines the command being entered along with CAS RAS, and CS\. Th
			input pin is referenced to VrefCA.



Table 2 - Ball/Sig	GNAL LOCA	TION A	ND DESCRIPTION CONTINUED
Ball Assignments	Symbol	Туре	Description
R7	ODT	Input	On-Die Termination: ODT enables (when registered HIGH) and disables termination resistance
			internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of
			the following signals: DQ[63:0], LDQXx UDQSx UDMx, and LDMx. The ODT input is ignored if
			disabled via the LOAD MODE register command. ODT is referenced to VrefCA.
F5	RESET\	Input	RESET: An input control pin, active LOW referenced to Vss. The RESET\ input receiver is a
			CMOS input defined as a rail to rail signal with DC HIGH \geq 0.8 x V _{DD} and DC LOW \leq 0.2 x V _{DD} Q.
			RESET\ assertion and de-assertion are asynchronous.
T5, R3, T4, R2, F9, G11,	DQS0-7,	Input	Data Strobe, Byte (per WORD): Output, edge-aligned with READ data. Input, center-aligned with
F10, G12	DQS0-7\		WRITE data.
N4, N6, N3, N2, J10, J8,			
J11, J12			
T2, T10, V5, U12, T11,	DQ0, DQ1,	I/O	Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
U4, P12, T6	DQ2, DQ3,		
	DQ4, DQ5,		
	DQ6, DQ7		
P4, N10, R4, R9, N11,	DQ8, DQ9,	I/O	Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
P2, N9, N5	DQ10, DQ11,		
	DQ12, DQ13,		
	DQ14, DQ15		
T3, R10, U6, U11, T12,	DQ16, DQ17,	I/O	Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.
U5, P11, R6	DQ18, DQ19,		
	DQ20, DQ21,		
	DQ22, DQ23		
P5, P9, R5, R8, P10, P3,	DQ24, DQ25,	I/O	Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.
N8, P6	DQ26, DQ27,		
	DQ28, DQ29,		
	DQ30, DQ31		Pute level (Outre) I OW Pute WOPP O Pierre (outre) I Ver (PO
F12, F4, D9, E2, F3,	DQ32, DQ33,	I/O	Data Input/Output: LOW Byte, WORD 3. Pin referenced to VrefDQ.
E10, H2, F8	DQ34, DQ35,		
	DQ36, DQ37,		
	DQ38, DQ39	1/0	Data Input/Output: LICH Buta WORD 2 Big referenced to Visiting
H10, J4, G10, G5, J3,	DQ40, DQ41,	I/O	Data Input/Output: HIGH Byte, WORD 3. Pin referenced to VrefDQ.
H12, J5, J9	DQ42, DQ43,		
	DQ44, DQ45,		
	DQ46, DQ47		



Table 2 - Ball/S	IGNAL LOC	ATION A	ND DESCRIPTION CONTINUED
Ball Assignments	Symbol	Туре	Description
F11, G4, E8, E3, F2, E9,	DQ48, DQ49,	Supply	Data Input/Output: LOW Byte, HIGH WORD (WORD 4). Pin referenced to VrefDQ.
H3, G8	DQ50, DQ51,		
	DQ52, DQ53,		
	DQ54, DQ55		
H9, H5, G9, G6, H4,	DQ56, DQ57,	Supply	Data Input/Output: HIGH Byte, HIGH WORD (WORD 4). Pin referenced to VrefDQ.
H11, J6, H8	DQ58, DQ59,		
	DQ60, DQ61,		
	DQ62, DQ63		
B3, B5, B6, B8, B9, B11,	V _{DD}	Supply	Power Supply: 1.5V ± 0.075V
C2, C12, J7, K2, K6, K8,			
K12, L5, L9, M2, M6, M8,			
N7, W2, W12, Y3, Y5,			
Y6, Y8, Y9, Y11, B2			
A3, A4, A10, A11, C1,	VDDQ	Supply	Data I/O Supply: 1.5V ± 0.075V
C13, D1, D13, K1, K13,			
M1, M13, V13, W1, W13,			
AA3, AA4, AA10, AA11			
B4, B7, B10, C3, C11,	Vss	Supply	Ground
D2, D12, H7, K7, L2, L6,			
L8, M7, P7, V2, V12,			
W3, W11, Y2, Y4, Y7,			
Y10, Y12, B12, A5, A6,			
A8, A9, C4, C7, C8, C9,			
C10, D3, D4, D7, D8, E1,			
E4, E5, E13, F1, F13,			
G1, G13, H1, H13, J1,			
J13, N1, N13, P1, P13,			
R1, R13, T1, T7, T8, T9, T13, U1, U7, U8, U13,			
V8, V9, V10, V11, W4,			
W5, W7, W8, W9, W10,			
AA5, AA6, AA8, AA9, E6			
A2, A7, A12, A13, B1,	VssQ	Supply	Data I/O Ground: Isolated from Core for improved noise immunity
B13, L1, L13, Y1, Y13,			
AA1, AA2, AA7, AA12,			
AA13			
L12	VssdL		Ground for DLL
M12	VDDDL		Supply for DLL
E7	VrefCA	Supply	Voltage Reference CORE: VrefCA must be maintained at all times
L7	VrefDQ	Supply	Voltage Reference I/O: VrefDQ must be maintained at all times.
C5, C6, D5, D6	ZQx	Ref.	External Reference for output drive calibration
A1, B2	UNPOPULATED		Unpopulated, un-plated matrix location(s)








Table 3: Absolute Maximum Ratings										
Symbol	Parameter	MIN	MAX	UNITS	NOTES					
VDD	VDD Supply Voltage relative to Vss	-0.4	1.975	V	1					
VddQ	VDD Supply Voltage relative to VssQ	-0.4	1.975	V	1					
VIN, VOUT	Voltage on any pin relative to Vss	-0.4	1.975	V	1					
Talndustrial	Operating Ambient Temperature	-40	85	°C	2,3					
TaExtended	Operating Ambient Temperature	-40	105	°C	2,3					
TaMiltemp	Operating Case Temperature	-55	125	°C	3					
Тѕтс	Storage Temperature	-55	120	°C	2,3					

NOTES:

- 1. V_{DD} and V_{DD}Q must be within 300mV of each other at all times and VREF must not be greater than 0.6 x V_{DD}Q. When V_{DD} and V_{DD}Q are less than 500MV, VREF may be ≤300mV.
- 2. Max operating ambient temperature. TA is measured in the center of the package.
- 3. Device Functionality is not guaranteed if the DRAM device exceeds the Maximum TA during operation.

Table 4: Input/Output Capacitance											
		DDR	3-800	DDR3	3-1066	DDR3	-1333	DDR3	-1600		
Capacitance Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CK and CK\	Сск	0.8	1.6	8.0	1.6	0.8	1.6	0.8	1.6	pF	
Single-end I/O: DQ, DM	Cio	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.5	pF	2
Differential I/O: DQS, DQS\	Cıo	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.5	pF	
Inputs (RAS CAS WE CS CKE, RESET\ , ADDR, /BA0-2)	CI_Shared	3.0	5.6	3.0	5.6	3.0	5.6	3.0	5.6	pF	

NOTES:

- 1. $V_{DD} = +1.5V \pm 0.075 \text{mV}, V_{DDQ} = V_{DD}, V_{REF} = V_{SS}, f = 100 \text{MHz}, T_{A} = 25^{\circ}\text{C}, V_{OUT} (DC) = 0.5 \text{ x } V_{DDQ}, V_{OUT} (peak to peak) = 0.1V_{DQ} = 0.10 \text{ m}$
- 2. DM input is grouped with I/O pins, reflecting the signal is grouped with DQ and therefore matched in loading.
- 3. Excludes CK, CK\





TABLE 5	5: TIM	IING PAR	AMETERS FOR I	DD MEASUREMEN	ts - Clock Unit	S	
			DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	
			-25	-19	-15	-12	
IDD Par	amet	er	7-7-7	8-8-8	10-10-10	11-11-11	
tCK (MIN) I	,		2.5	1.875	1.5	1.25	ns
CL IDD			7	8	10	11	CK
^t RCD (MIN	D (MIN) IDD		21	8	10	11	CK
tRC (MIN) I	ldd		15	28	34	39	CK
^t RAS (MIN)) IDD		6	20	24	28	CK
^t RP (MIN) I	DD		20	8	10	11	CK
^t FAW		x64	4	27	30	32	CK
^t RRD IDD		x64	44	6	5	6	CK
t _{RFC}	64M	x 16 (4X)		59	74	90	CK



TABLE 6: IDDO MEASUREMENT LOOP

Data	'	-	-	٠	•		•		٠	٠	•		•										
A [2:0]	0	0	0	0	0		0		0	0	0	0	0		0								
A [6:3]	0	0	0	0	0		0		ч	ч	ч	Ь	Ь	pepee	ш	p							
A [9:7]	0	0	0	0	0	pepe	0	pep	0	0	0	0	0	truncate if needed	0	te if neede							
A [10]	0	0	0	0	0	truncate if needed	0	ıcate if nee	0	0	0	0	0	+ n RAS - 1, ti	0	- 1, trunca	= 1	= 2	= 3	= 4	= 5	9 =	= 7
A [15:11]	0	0	0	0	0		0	Repeat cycles 1 through 4 until nRC - 1, truncate if needed	0	0	0	0	0	nRC-1+n	0	Repeat cycles n RC +1 through n RC +4 until 2 x RC - 1, truncate if needed	Repeat sub-loop 0, use BA [2:0] =	e BA [2:0]	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 7
BA [2:0]	0	0	0	0	0	4 until n RAS - 1,	0	ا 4 until <i>n</i> F	0	0	0	0	0		0	n RC +4 u	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use
ODT	0	0	0	0	0	1 through	0	1 through	0	0	0	0	0	through n RC +4 until	0	1 through	speat sub-	Repeat sub-loop 0, use BA [2:0]	speat sub-	speat sub-	epeat sub-	speat sub-	speat sub-
WE\	1	0	0	-	1	Repeat cycles	0	eat cycles	1	0	0	1	1		0	les nRC +	Re	Ř	Ř	Re	Re	Re	Re
CAS\	_	0	0	1	1	Rep	1	Rep	1	0	0	1	1	Repeat cycles nRC +1	1	epeat cyc							
RAS\	0	0	0	1	1		0		0	0	0	1	1	Repea	0	2							
csı	0	1	1	-	1		0		0	-	1	1	1		0								
Command	ACT	D	D	Ó	Ó		PRE		ACT	D	D	D/	D\		PRE								
Cycle Number	0	1	2	3	4		n RAS		nRC	nRC+1	nRC + 2	nRC+3	<i>n</i> RC + 4		nRC + nRAS		2 x nRC	4 x n RC	6 x n RC	8 x n RC	10 x n RC	12 x n RC	14 x n RC
Sub-Loop))								1	2	3	4	2	9	7
СКЕ								F	el	ΙH	эi	ţeţ	s										
СК, СК\									6ι	ıilg	660	ΣŢ											

Notes: 1. Only selected bank active 2. DQ, DQS, DQS# are at VDD/2 3. DM is low



TABLE 7: IDD1 MEASUREMENT LOOP

Data							00000000										00110011										
A [2:0]	0	0	0	0	0		0		0		0	0	0	0	0		0		0								
A [6:3]	0	0	0	0	0		0		0		ட	ш	ш	ш	ш	if needed	ш	if needed	ш	pepee							
A [9:7]	0	0	0	0	0	if needed	0	pepee	0	if needed	0	0	0	0	0	I, truncate if needed	0	, truncate	0	ıncate if ne							
A [10]	0	0	0	0	0	truncate if r	0	nncate if r	0	truncate if n	0	0	0	0	0	+ nRCD - 1	0	+ nRAS - 1	0	RC - 1, tru	= 1	= 2	= 3	= 4	= 5	9 =	2 = 7
A [15:11]	0	0	0	0	0	-	0	Repeat cycles 1 through 4 until nRAS - 1, truncate if needed	0		0	0	0	0	0	4 until nRC 4	0	1 through nRC + 4 until nRC + nRAS	0	Repeat cycle nRC + 1 through nRC + 4 until 2 x nRC - 1, truncate if needed	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA $[2:0] = 2$	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0, use BA [2:0] = 7
BA [2:0]	0	0	0	0	0	through 4 until nRCD - 1	0	gh 4 until n	0	Repeat cycles 1 through 4 until nRC - 1,	0	0	0	0	0	nRC + 4 I	0	nRC + 4	0	ıh nRC + 4	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us
ODT	0	0	0	0	0	s 1 through	0	es 1 throug	0	es 1 throu	0	0	0	0	0	1 through nRC +	0	· 1 through	0	+ 1 throug	epeat sub	epeat sub	epeat sub	epeat sub	epeat sub	epeat sub	epeat sub
WE\	1	0	0	-	1	Repeat cycles 1	-	speat cycle	0	epeat cycl	-	0	0	1	1	Repeat cycles nRC +	1	Repeat cycles nRC +	0	sycle nRC	œ	œ	œ	œ	œ	œ	œ
CAS\	1	0	0	1	1	R	0	æ	1	æ	1	0	0	1	1	Repeat cyc	0	Repeat cyc	1	Repeat o							
RAS\	0	0	0	-	1		1		0		0	0	0	1	1		1	_	0								
CSI	0	1	1	1	1		0		0		0	1	1	1	1		0		0								
Command	ACT	D	D	Δ	10		RD		PRE		ACT	Q	D	۵\	\O		RD		PRE								
Cycle Number	0	1	2	3	4		nRCD		n RAS		nRC	nRC +1	nRC +2	nRC +3	nRC +4		nRC + nRCD		nRC + nRAS		2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC
Sub-Loop					•					c	<u> </u>	•								•	_	2	3	4	2	9	7
CKE										Н	ÐII	4 9	ije	315	3												
ск, ск\											6ι	ıilg	600	ΣŢ													

Notes: 1. DM is low
2. Only selected bank is active
3. DQ, DQS, DQS# are at VDD/2 unless drived by Read command
4. Burst sequence is driven on each DQ signal by Read command



Name	IDD2P0 Precharge Power- Down Current (Slow Exit)	IDD2P1 Precharge Power- Down Current (Fast Exit)	IDD2Q Precharge Quiet Standby Current	IDD3P Active Power Down Curren
Timing Pattern	n/a	n/a	n/a	n/a
CKE	LOW	LOW	HIGH	LOW
External Clock	Toggling	Toggling	Toggling	Toggling
^t CK	^t CK (MIN) IDD	[†] CK (MIN) IDD	^t CK (MIN) IDD	^t CK (MIN) IDE
t _{RC}	n\a	n\a	n\a	n\a
^t ras	n\a	n\a	n\a	n\a
^t RCD	n\a	n\a	n\a	n∖a
^t RRD	n\a	n\a	n\a	n∖a
^t RC	n\a	n\a	n\a	n\a
CL	n\a	n\a	n\a	n∖a
AL	n\a	n\a	n\a	n\a
CS\	HIGH	HIGH	HIGH	HIGH
Command Inputs	LOW	LOW	LOW	LOW
ROW/COLUMN Addr	LOW	LOW	LOW	LOW
Bank Address	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Mid-level	Mid-level	Mid-level	Mid-level
Output Buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT	Enabled, OFF	Enabled, OFF	Enabled, OFF	Enabled, OFF
Burst Length	8	8	8	8
ACTIVE Bank(s)	None	None	None	None
IDLE Bank(s)	All	All	All	All
Special Notes	n\a	n\a	n\a	n∖a

NOTES:

- 1. "Enabled, off"= MR bits enables by singal is low
- 2. MR[12] =1: Fast exit
- 3. MR[12] = 0: Slow exit



TABLE 9: IDD2N / IDD3N MEASUREMENT LOOP

Data		-									
A [2:0]	0	0	0	0							
A [6:3]	0	0	F	Ь							
A [9:7]	0	0	0	0							
A [10]	0	0	0	0]=1]=2]=3] = 4] = 2]=6	1 = 7
A [15:11]	0	0	0	0	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA $[2:0] = 3$	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 6	se BA [2:0
BA [2:0]	0	0	0	0	o-loop 0, u	o-loop 0, u	o-loop 0, u	o-loop 0, u	o-loop 0, u	o-loop 0, u	Repeat sub-loop 0. use BA [2:0] =
ODT	0	0	0	0	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat sub
WE\	0	0	l	l	_	4	4	_	ш.	_	
CASI	0	0	l	l							
RAS\	0	0	l l	1							
CSI	1	1	1	1							
Command	D	Q	Δ/	Δ							
Cycle Number	0	1	2	3	L-4	8-11	12-15	16-19	20-23	24-27	28-31
Sub-Loop		_	>		1	2	3	4	2	9	7
CKE			5	Sta	tic	: H	IG	Н			
CK, CK\				T	og	gli	ng	1			

Notes: 1. All banks closed during lbbzw 2. All banks open during lbb3w 3. DM is low 4. DQ, DQS, DQS# at mid level



TABLE 10: IDD2NT MEASUREMENT LOOP

Data											
A [2:0]	0	0	0	0							
A [6:3]	0	0	ш	ш							
A [9:7]	0	0	0	0							
A [10]	0	0	0	0	; ODT = 0	; ODT = 1	; ODT = 1	0 = LOO	0 = LOO : 0	; ODT = 1	: ODT = 1
A [15:11]	0	0	0	0	Repeat sub-loop 0, use BA $[2:0] = 1; ODT = 0$	Repeat sub-loop 0, use BA $[2:0] = 2$; ODT = 7	Repeat sub-loop 0, use BA $[2:0] = 3$; ODT = '	Repeat sub-loop 0, use BA $[2:0] = 4$; ODT = 0	Repeat sub-loop 0, use BA $[2:0] = 5$; ODT = 0	Repeat sub-loop 0, use BA $[2:0] = 6$; ODT = '	Repeat sub-loop 0, use BA $[2:0] = 7$; ODT =
BA [2:0]	0	0	0	0	p 0, use B	p 0, use B	p 0, use B	p 0, use B	p 0, use B	p 0, use B	p 0, use B
ODT	0	0	0	0	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo
WE\	0	0	1	1	Repe	Repe	Repe	Repe	Repe	Repe	Repe
CAS\	0	0	1	1							
RAS\	0	0	1	1							
CSI	-	1	1	1							
Command	О	Q	Ó	Ó							
Cycle Number	0	1	2	3	4-7	8-11	12-15	16-19	20-23	24-27	28-31
Sub-Loop		_	>		1	2	3	4	2	9	7
CKE			5	Sta	atic	: H	IIG	Н			
CK, CK\				Т	og	gli	ing	1			

Notes: 1. All banks open
2. DM is low
3. DQ, DQS, DQS# at mid level when not driven
4. Burst driven on each DQ by Read Command



TABLE 11: IDD4R MEASUREMENT LOOP

_														
nnnnnnn				00110011										
0	0	0	0	0	0	0	0							
Э	0	0	0	ш	ч	ш	ш							
ס	0	0	0	0	0	0	0							
ס	0	0	0	0	0	0	0	1=1	= 2	= 3	= 4	= 5	9=	1 = 7
כ	0	0	0	0	0	0	0	Repeat sub-loop 0, use BA [2:0] = 1	Repeat sub-loop 0, use BA $[2:0] = 2$	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA $[2:0] = 6$	Reneat sub-loon 0 use BA [2:0] = 7
כ	0	0	0	0	0	0	0	o-loop 0, us	o-loop 0, us	o-loop 0, us	o-loop 0, us	o-loop 0, us	o-loop 0, us	el O dool-d
ס	0	0	0	0	0	0	0	Repeat sub	Repeat sub	Repeat sub	Repeat sub	Repeat sub	Repeat sub	Reneat sub
-	0	1	1	1	0	1	1	14				ш.		
ס	0	1	-	0	0	1	1							
_	0	1	1	1	0	1	1							
ס	1	1	1	0	1	1	1							
구	Ω	Ώ	Ώ	RD	Q	Ώ	Ώ							
<u>-</u>	-	2	3	4	2	9	7	8-15	16-23	24-31	32-39	40-47	48-55	56-63
_			_	<u> </u>				_	2	3	4	2	9	7
				5	Sta	tic	; H	IG	Н					
					Т	og	gli	ng						
_														

Notes: 1. All banks open
2. DM is low
3. DQ, DQS, DQS# at mid level when not driven
4. Burst driven on each DQ by Read Command



TABLE 12: IDD4W MEASUREMENT LOOP

WR 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
WR W O 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0
and M M M M M M M M M M M M M M M M M M M
and M M M M M M M M M M M M M M M M M M M
23 23 23 23 23 23 23 23 23 23 23 23 23 2
10 0 1 1 2 3 3 3 4 4 4 5 6 6 6 7 7 7 7 7 7 8-15 16-23 16-23 16-23 16-23 16-23 16-36
oob 0 14 2 w 4 10 0 1
Static HIGH
Toggling

Notes: 1. All banks open
2. DM is low
3. DQ, DQS, DQS# at mid level when not driven
4. Burst driven on each DQ by Read Command



TABLE 13: IDD5B MEASUREMENT LOOP

a													
::0]													
:3]													
):7]													habaar
0]] = 1] = 2] = 3] = 4] = 2	9 = [(] = 2	nıncate if ı
5:11]						ise BA [2:0	ise BA [2:0	ise BA [2:0	ise BA [2:0	ise BA [2:(ise BA [2:(ise BA [2:(RFC - 1 +
[2:0]						Repeat sub-loop 1a, use BA [2:0] =	Repeat sub-loop 1a, use BA [2:0] = 2	Repeat sub-loop 1a, use BA [2:0] = 3	Repeat sub-loop 1a, use BA [2:0] = 4	Repeat sub-loop 1a, use BA [2:0] = 5	Repeat sub-loop 1a, use BA [2:0] = 6	Repeat sub-loop 1a, use BA [2:0] = 7	Reneat sub-loon 1a through 1h untiREC - 1 thingate if needed
Γ						epeat sub	dus teeds	epeat sub	dus teeds	epeat sub	epeat sub	epeat sub	in 1a throi
,						2	æ	æ	æ	R	R	R	eat sub-loc
5 \													Ren
SI													
nmand	REF	D	۵	Δ	Δ								
le nber	0	1	2	3	4	2-8	9-12	13-16	17-20	21-24	25-28	29-32	33-n RFC-1
-Loop	0		,	<u>0</u>		1b	10	1d	1e	1f	1g	1h	2
Ē				S	Sta	tic	Н	IG	Н				
CK/					Т	og	gli	ng					
	_												

Notes: 1. DM is low 2. DQ, DQS, DQS# at mid level



LE 14: IDD MEASUREMENT LOOP			
	Industrial Range TA =-40°C to 85°C	Extended or Mil Temperature Range, TA = -40°C to 85°C or -55°C to 125°C	
IDD Test	IDD6: Self Refresh Current	IDD6E/M: Self Refresh Current	IDD8: Reset
CKE	LOW	LOW	Mid-level
External Clock	Off, CK and CK\ = LOW	Off, CK and CK\ = LOW	Mid-level
^t CK	n\a	n\a	n\a
tRC	n\a	n\a	n\a
^t RAS	n∖a	n\a	n\a
^t RCD	n∖a	n\a	n\a
^t RRD	n\a	n\a	n\a
tRC	n∖a	n\a	n\a
CL	n\a	n\a	n\a
AL	n\a	n\a	n\a
CS\	Mid-level	Mid-level	Mid-level
Command Inputs	Mid-level	Mid-level	Mid-level
ROW/COLMUN addresses	Mid-level	Mid-level	Mid-level
BANK addresses	Mid-level	Mid-level	Mid-level
Data I/O	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Mid-level
ODT	Enabled, Mid-level	Enabled, Mid-level	Mid-level
Burst Length	n\a	n\a	n\a
Active BANKS	n\a	n\a	None
IDLE BANKS	n\a	n\a	All
SRT	Disabled (normal)	Enabled (extended)	n\a
ASR	Disabled	Disabled	n\a

- 1. Power must be stable and RESET low for at least 1ms at first power-on
- 2. RESET mus be low for at least 200ns +trfc on "warm" RESET
- 3. "Enabled, mid-level" = MR command enabled, signal; at mid level



TABLE 15: IDD7 MEASUREMENT LOOP

								П									Г								٦									П		П
Data		00000000				00110011					-									00110011	ı			00000000	-											
A [2:0]	0	0	0		0	0	0				0						0		0	0	0		0	0	0				0						0	
A [6:3]	0	0	0		F	F	F				F						ш		Ь	F	Ь		0	0	0				0						0	
A [9:7]	0	0	0		0	0	0				0						0	pepee	0	0	0	- 1	0	0	0	+2 x nRRD - 1			0	- 1, if needed					0	needed
A [10]	0	1	0		0	1	0	1 - ס>	: 2	: 3	0	if needed	: 4	= 5	9=	. 7	0	W - 1, if ne	0	1	0	+ nRRD -	0	1	0	1W + 2 x n	= 2	= 3	0	AW - 1, if	= 4	= 5	9=	= 7	0	AW - 1, if
A [15:11]	0	0	0	n RRD - 1	0	0	0	Repeat cycle n RRD + 2 until 2 x n RRD	= BA[2:0] =	= BA[2:0] =	0	Repeat cycle 4 x nRRD until nFAW - 1, if needed	Repeat sub-loop 0, use BA[2:0] = 4	• BA[2:0] =	BA[2:0] =	Repeat sub-loop 1, use $BA[2:0] = 7$	0	Repeat cycle n FAW + 4 x n RRD until 2 x n FAW - 1, if needed	0	0	0	$2 \times nFAW + 2$ until $2 \times nFAW + nRRD$	0	0	0	Repeat cycle 2 x nFAW + nRRD + 2 until 2 x nFAW		Repeat sub-loop 11, use BA[2:0] = 3	0	Repeat cycle 2 x n FAW + 4 x n RRD until 3 x n FAW	e BA[2:0] :		Repeat sub-loop 10, use BA[2:0] = 6	Repeat sub-loop 11, use $BA[2:0] = 7$	0	Repeat cycle 3 x nFAW + 4 x nRRD until 4 x n FAW - 1, if needed
BA [2:0]	0	0	0	Repeat cycle 2 until n RRD	1	1	1	RRD + 2 ur	Repeat sub-loop 0, use BA[2:0]	Repeat sub-loop 0, use BA[2:0]	3	RED until /	loop 0, use	Repeat sub-loop 1, use BA[2:0]	Repeat sub-loop 0, use BA[2:0]	loop 1, use	7	nRRD un	0	0	0	N + 2 until	1	1	1	RRD + 2 ur	Repeat sub-loop 10, use BA[2:0]	oop 11, us	3	x nRRD L	Repeat sub-loop 10, use BA[2:0]	Repeat sub-loop 11, use BA[2:0]	oop 10, us	oop 11, us	2	x nRRD L
ODT	0	0	0	Repeat cy	0	0	0	at cycle <i>n</i> F	epeat sub-	epeat sub-	0	ycle 4 x n F	epeat sub-	epeat sub-	epeat sub-	epeat sub-	0	FAW + 4 x	0	0	0	3 2 x nFA\	0	0	0	FAW + n F	peat sub-l	peat sub-l	0	n FAW + 4	peat sub-l	peat sub-l	peat sub-l	peat sub-l	0	n FAW + 4
WE\	-	1	0		1	1	0	Repe	R	R	0	Repeat c	Ř	Ř	Ř	Ä	0	at cycle <i>n</i> l	1	1	0	Repeat cycle	1	1	0	sycle 2 x n	Re	Re	0	cycle 2 x	Re	Re	Re	Re	0	cycle 3 x
CAS\	-	0	0		1	0	0				0						0	Repe	1	0	0	R	1	0	0	Repeat c			0	Repeat					0	Repeat
RAS\	0	1	0		0	1	0				0						0		0	1	0		0	1	0				0						0	
csı	0	0	1		0	0	1				1						1		0	0	_		0	0	1				1						1	
Command	ACT	RDA	Q		ACT	RDA	D				D						۵		ACT	RDA	D		ACT	RDA	D				О						Q	
Cycle Number	0	1	2	3	n RRD	<i>n</i> RRD + 1	<i>n</i> RRD + 2	nRRD +3	$2 \times n$ RRD	3x n RRD	4 x nRRD	4 x nRRD + 1	n FAW	nFAW + nRRD	nFAW + 2xnRRD	nFAW + 3xnRRD	nFAW + 4xnRRD	n FAW + 4xn RRD+1	$2 \times n \text{ FAW}$	2 x n FAW + 1	$2 \times n \text{ FAW} + 2$	$2 \times n \text{ FAW } + 3$	$2 \times n \text{ FAW} + n \text{RRD}$	$2 \times nFAW + nRRD+1$	$2 \times nFAW + nRRD+2$	$2 \times nFAW + nRRD+3$	2 x nFAW + 2x n RRD	$2 \times nFAW + 3 \times nRRD$	$2 \times nFAW + 4 \times nRRD$	2 x n FAW+4x n RRD+1	3 x nFAW	3 x nFAW + nRRD	3 x nFAW + 2x nRRD	3 x nFAW + 3x nRRD	3 x nFAW + 4x nRRD	3 x nFAW + 4x nRRD +1
Sub-Loop			>			,	_		2	3		1	2	9	7	8	,	ח		,	2			7			12	13	,,,	14	15	16	17	18	70	8
CKE																	Sta	atic	HI	ЭH														لـــا		7
CK, CK\																	Т	og	glin	g																

Notes: 1. AL=AC-1
2. DM = Low
3. DM, DQS, DQS# at mid level unless driven by READ Command
4. Burst sequence driver on each DQ by Read Command



TABLE 16: IDD MA	хімим L іміт	S				
			Speed Bin			
1600 IDD UI	NITS	DDR3-	800 DDR3	1066 DDR	3-1333	DDR3-
IDD0		360	400	440	480	mA
IDD1		440	520	600	680	mA
IDD2P0		36	36	36	36	mA
IDD2P1		120	140	160	180	mA
IDD2Q		184	212	240	268	mA
Idd2N		200	220	260	280	mA
IDD3P		120	140	160	180	mA
Idd3N		200	220	240	260	mA
Ipp4R		960	1040	1200	1400	mA
IDD4W		960	1160	1420	1720	mA
IDD5B		800	880	960	1040	mA
IDD6		24	24	24	24	mA
IDD7		1400	1520	1680	18400	mA
8ddl	IND	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	mA
	EXT	IDD2P + 2.1mA	IDD2P + 2.1mA	IDD2P + 2mA	IDD2P + 2mA	mA
	MIL-TEMP	IDD2P + 2.4mA	IDD2P + 2.1mA	IDD2P + 2mA	IDD2P + 2mA	mA

NOTES: TA = 0°C to ≤ 85°C; SRT and ASR are disabled, enabling ASR could increase IDDx by up to an additional 2mA.



Table 17: DC Electrical Characteristics and Operating Conditions						
All Voltages are referenced to Vss						
Parameter/Condition		Symbol	MIN	TYP		MAX
Supply Voltage	V _{DD}	1.425	1.5	1.575	V	1,2
I/O Supply Voltage	VddQ	1.425	1.5	1.575	V	1,2
Input Leakage Current:	li	-8	-	8	μΑ	
Any input 0V≤VIN≤VDD, VREF pin 0V≤VIN≤1.1V						
All other pins not under test = 0V						
VREF Supply Leakage Current:	IVREF	-4	-	4	μA	3,4
VREFDQ = VDD/2 or VREFCA = VDD/2						
All other pins not under test = 0V						

NOTES:

- VDD and VDDQ must track one another, VDDQ must be less than or equal to VDD, Vss = VssQ.
- 2. V_{DD} and V_{DD}Q may include AC noise of \pm 50mV (250 kHz to 20MHz) in addition to the DC (0Hz to 250kHz) specifications, V_{DD} and V_{DD}Q must be at the same level for valid AC timing parameters.
- 3. VREF (see Table 19).
- The minimum limit requirement is for testing purposes. The leakage current on the VREF pin should be minimal.

All Voltages are referenced to Vss						
Parameter/Condition		Symbol	MIN	TYP	I	MAX
VIN low; DC/commands/address busses	VIL	Vss	n/a	See Table 17	V	
VIN high; DC/commands/address busses	ViH	See Table 17	n/a	V _{DD}	V	
Input reference voltage command/address bus	VREFCA(DC)	0.49 x Vdd	0.5 x Vdd	0.51 x V _{DD}	V	1,2
I/O reference voltage DQ bus	VREFDQ(DC)	0.49 x Vdd	0.5 x V _{DD}	0.51 x V _{DD}	V	2,3
I/O reference voltage DQ bus in SELF REFRESH	VREFDQ(SR)	Vss	0.5 x V _{DD}	V _{DD}	V	4
Command/address termination voltage (system level, not	VTT	-	0.5 x VddQ	-	V	5
direct DRAM input)						

NOTES:

- VREFCA(DC) is expected to be approximately 0.5 x V_{DD} and to track variations in the DC level. Externally generated peak noise (noncommon mode) on VREFCA may not exceed ± 1% x V_{DD} around the VREFCA(DC) value. Peak-to-peak AC noise on VREFCA should not exceed ± 2% of VREFCA(DC).
- DC values are determined to be less than 20MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20MHz in frequency.
- VREFDQ(DC) is expected to be approximately 0.5 x VDD and to track variations in the DC level. Externally generated peak noise (noncom-

- mon mode) on VREFDQ may not exceed \pm 1% x VDD around the VREFDQ(DC) value. Peak-to-peak AC noise on VREFDQ should not exceed \pm 2% of VREFDQ(DC).
- VREFDQ(DC) may transition to VREFDQ(SR) and back to VREFDQ(DC) when in SELF zREFRESH, within restrictions outlined in the SELF REFRESH section.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors. MIN and MAX values are system-dependent.




TABLE 19: INPUT SWITCHING CONDIT	IONS			
Parameter/Condition		DDR3-1066 Symbol	DDR3-1333 DDR3-800	
Command and Address				
Input high AC voltage: Logic 1	VIH (AC175) MIN	+175	+175	mV
Input high AC voltage: Logic 1	VIH (AC150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH (DC100) MIN	+100	+100	mV
Input high DC voltage: Logic 0	VIL (DC100) MAX	-100	-100	mV
Input high AC voltage: Logic 0	VIL (AC150) MAX	-150	-150	mV
Input high AC voltage: Logic 0	VIL (AC175) MAX	-175	-175	mV
DQ and DM				
Input high AC voltage: Logic 1	VIH (AC175) MIN	+175	-	mV
Input high AC voltage: Logic 1	VIH (AC150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH (DC100) MIN	+100	+100	mV
Input high DC voltage: Logic 0	VIL (DC100) MAX	-100	-100	mV
Input high AC voltage: Logic 0	VIL (AC150) MAX	-150	-150	mV
Input high AC voltage: Logic 0	VIL (AC175) MAX	-175	-	mV

NOTES:

- All voltages are referenced to VREF, VREF is VREFCA for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. VREF is VREFDQ for DQ and DM inputs.
- Input setup timing parameters (^tIS and ^tDS) are referenced at V_{IL}(AC)/V_{IH}(AC), not V_{REF}(DC).
- Input hold timing parameters (^tIH and ^tDH) are referenced at V_{IL}(DC)/V_{IH}(DC), not V_{REF}(AC).
- 4. Single-ended input slew rate = 1V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).



OPERATING CONDITIONS





AC OVERSHOOT/UNDERSHOOT SPECIFICATION

Table 20: Control and Address Pins						
Parameter		DDR3-800	DDR3-1066	DDR3-1333		
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	0.4V		
(see Figure 7)						
Maximum peak amplitude allowed for underrshoot area	0.4V	0.4V	0.4V	0.4V		
(see Figure 8)						
Maximum overshoot area above VDD (see Figure 7)	0.67Vns	0.5Vns	0.4Vns	0.3Vns		
Maximum undershoot area below Vss (see Figure 8)	0.67Vns	0.5Vns	0.4Vns	0.3Vns		

TABLE 21: CLOCK, DATA, STROBE, AND MASK PI	NS			
Parameter		DDR3-800	DDR3-1066	DDR3-133
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	0.4V
(see Figure 7)				
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V	0.4V
(see Figure 8)				
Maximum overshoot area above VDD/ VDDQ	0.25Vns	0.19Vns	0.15Vns	0.15Vns
(see Figure 7)				
Maximum undershoot area below Vss/ VssQ	0.25Vns	0.19Vns	0.15Vns	0.15Vns
(see Figure 8)				






Table 22: Differential Input Operating Conditions (CKx, CKx DQSx, and DQSx\)						
Parameter/Condition	Symbo	ol	MIN	MAX		
Differential input voltage, logic high - slew	VIH DIFF(AC)slew	+200	n/a	mV	4	
Differential input voltage, logic low - slew	VIL DIFF(AC)slew	n/a	-200	mV	4	
Differential input voltage, logic high	VIH DIFF(AC)	2x(VIH(AC)-VREF)	Vdd/VddQ	mV	5	
Differential input voltage, logic low	VIL DIFF(AC)	Vss/VssQ	2x(VREF-VIL(AC))	mV	6	
Differential input crossing voltage relative to VDD/2	Vix	VREF(DC) - 150	VREF(DC) + 150	mV	7	
for DQS, DQS CK, CK\						
Differential input crossing voltage relative to VDD/2	VIX(175)	VREF(DC) - 175	VREF(DC) + 175	mV	7,8	
for CK, CK\						
Single-ended high level for strobes	VSHE	VDDQ/2 + VIH(AC)	V _{DD} Q	mV	5	
Single-ended high level for CK, CK\		V _{DD} /2 + VIH(AC	V _{DD}			
Single-ended low level for strobes	VSEL	VssQ	VDDQ/2-VIL(AC)	mV	6	
Single-ended low level for CK, CK\		Vss	VDD/2-VIL(AC)			


NOTES:


- Clock is referenced to VDDD and Vss. Data strobe is referenced to VDDQ and VssQ.
- 2. Reference is VREFCA(DC) for clock and for VREFDQ(DC) for strobe.
- 3. Differential input slew rate = 2V/ms.
- 4. Defines slew rate reference points relative to input crossing voltages.
- MAX limit is relative to single-ended signals, the overshoot specifications are applicable.

- MIN limit is relative to single-ended signals, the undershoot specifications are applicable.
- The typical value of VIX(AC) is expected to be about 0.5 x VDD of the transmitting device and VIX(AC) is expected to track variations in VDD.
 VIX(AC) indicates the voltage at which differential input signals must cross.
- 8. The VIX extended range (±175mV) is allowed only for the clock and this VIX extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing VSEL, VSEH of at least VDD/2 ±250mV, and the differential slew rate of CK, CK\ is greater than 3V/ns.



OVERSHOOT/UNDERSHOOT SPECIFICATIONS







OVERSHOOT/UNDERSHOOT SPECIFICATIONS




Table 23: Differential Input Operating Conditions (tDVAC) for CKx, CKx DQSx, and DQSx\					
Below Vil (AC)					
	^t DVAC (ps) at [V	IHDIFF(AC) to VILDiff(AC)]			
Slew Rate (V/ns)	350mV	300mV			
-4.0	75	175			
4.0	57	170			
3.0	50	167			
2.0	38	163			
1.9	34	162			
1.6	29	161			
1.4	22	159			
1.2	13	155			
1.0	0	150			
<1.0	0	150			





SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS


Setup (t IS and t DS) nominal slew rate for a rising signal is defined as the slew-rate between the last crossing of VREF and the first crossing VIH(AC) MIN. Setup (t IS and t DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF an the first crossing of VIL(AC) MAX.

Hold (1 IH and 1 DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF. Hold (1 IH and 1 DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF.

Table 24: Single-Ended Input Slew Rate						
Input Slew Rate	nput Slew Rate (Linear Signals)		ured			
Input	Edge	From	То	Calculation		
				VIH(AC) MIN - VREF		
	Rising	VREF	Vih(AC)MIN	ΔTFS		
Setup	- W	V		VREF - VIL(AC) MAX		
	Falling	VREF	VIL(AC)MAX	ΔTFS		
	Rising	VIL(DC)Max	VREF	VREF - VIL(DC) MAX		
Hold	19	1 i=(2 0)ax		ΔTFH		
1.514	Falling	Vih(DC)MIN	VREF	Vih(DC) MIN - Vref		
				ΔTRSH		



SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS






SLEW RATE DEFINITIONS FOR DIFFERENTIAL INPUT SIGNALS

Input slew rate for differential signals (CKx, CKx\, UDQSx , UDQSx\, LDQSx and LDQSx\) are defined and measured as shown in Table 25. The nominal slew rate for a rising signal is defined as the slew rate between VIL(DIFF) MAX and VIH(DIFF) MIN. The nominal slew rate for a falling signal is defined as the slew rate between VIH(DIFF) MIN and VIL(DIFF) MAX.

Table 25: Dif	TABLE 25: DIFFERENTIAL INPUT SLEW RATE DEFINITION							
Input Slew Rate	e (Linear Signals)	Meas	ured					
Input	Edge	From	То	Calculation				
CK and DQS	Rising	VREF	VIH(AC)MIN	VIH(DIFF) MIN - VIL(DIFF) MAX ΔTR(DIFF)				
Reference	Falling	VREF	VIL(AC)MAX	VIH(DIFF) MIN - VIL(DIFF) MAX ΔTF(DIFF)				





ODT CHARACTERISTICS

ODT's effective resistance RTT is defined by MR1[9,6 and 2]. ODT is applied to the DQx, and DQSx, DQSx\. The ODT target values are listed in Table 29.




Table 26: On-Die Termination DC Electrical Characteristics								
Parameter/Condition	Symbol		MIN	TYP	MA	X		
RTT effective impedance	RTT_EFF	See Table 27				1, 2, 4		
Deviation of VM with respect to VddQ/2	ΔVM	-5		5	%	1, 2, 3, 4		

NOTES:

- Tolerance limits are applicable after a proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ=VDD, VssQ-Vss). Refer to "ODT Sensitivity" on page 36 if either the temperature or voltage changes after calibration.
- 2. Measurement definition for RTT: Apply VIH(AC) to a pin under test and measure the current I[VIH(AC)], then apply VIL(AC) to pin under test and measure current I[VIL(AC)]:

$$\mathsf{RTT} \ = \ \frac{\mathsf{VIL}(\mathsf{AC}) - \mathsf{VIL}(\mathsf{AC})}{\mathsf{I}[\mathsf{VIH}(\mathsf{AC})) - \mathsf{I}(\mathsf{VIL}(\mathsf{AC}))]}$$

. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left[\begin{array}{c} 2 \times VM \\ \hline VDDQ \end{array} \right] \times 100$$

 For extended temperature devices, the minimum values are derated by 6% when the device is between -40°C and 0°C (TA).





	EFFECTIVE IMPED	ANCES					
MR1 [9,6,2]	Rπ	Resistor	VOUT		MIN	TYP	
			0.2 x VDDQ	0.6	1.0	1.1	RZ
		RTT120PD240	0.5 x VddQ	0.9	1.0	1.1	RZ
0.1.0	1000		0.8 x VddQ	0.9	1.0	1.4	RZ
0, 1, 0	120Ω		0.2 x VddQ	0.9	1.0	1.4	RZ
		RTT120PU240	0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.1	RZ
		120Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZ
			0.2 x VddQ	0.6	1.0	1.1	RZ
		RTT60PD120	0.5 x VddQ	0.9	1.0	1.1	RZ
	200		0.8 x VddQ	0.9	1.0	1.4	RZ
0, 0, 1	60Ω		0.2 x VddQ	0.9	1.0	1.4	RZ
		RTT60PU240	0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.1	RZ
	60Ω		VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZ
	ı		0.2 x VddQ	0.6	1.0	1.1	RZ
		RTT40PD80	0.5 x VddQ	0.9	1.0	1.1	RZ
	400		0.8 x VddQ	0.9	1.0	1.4	RZ
0, 1, 1	40Ω	Rтт40pu80	0.2 x VddQ	0.9	1.0	1.4	RZ
			0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.1	RZ
	40Ω		VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZ
			0.2 x VddQ	0.6	1.0	1.1	RZ
		RTT30PD60	0.5 x VddQ	0.9	1.0	1.1	RZ
1.0.1	200		0.8 x VddQ	0.9	1.0	1.4	RZ
1, 0, 1	30Ω		0.2 x VddQ	0.9	1.0	1.4	RZ
		RTT30PU60	0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.1	RZ
		30Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZ
			0.2 x VddQ	0.6	1.0	1.1	RZ
		RTT20PD40	0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.4	RZ
1, 0, 0	20Ω		0.2 x VddQ	0.9	1.0	1.4	RZ
		RTT20PU40	0.5 x VddQ	0.9	1.0	1.1	RZ
			0.8 x VddQ	0.9	1.0	1.1	RZ
		20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZC



ODT SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 26 can be expected to widen according to Tables 28 and 29.


TABLE 28: ODT SENSITIVITY DEFINITION					
Symbol	MIN	MA	x		
Rтт	0.9 - dRTTdT x dRTTdV x [DV]	1.6 + dRттdT x [DT] + dRттdV x [DV]	RZQ/(2, 4, 6, 8, 12)		

TABLE 29 - ODT TEMPERATURE & VOLTAGE SENSITIVITY					
Change	MIN	MAX	UNITS		
dRTTdT	0	1.5	%/°C		
dRTTdV	0	0.15	%/°C		

ODT TIMING DEFINITIONS

ODT loading differs from that used in AC timing measurements. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off Asynchronously and, another defines when ODT turns on or off dynamically. Table 30 outlines and provides definition and measurement reference settings for each parameter.

ODT turn-on time begins when the output leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves LOW-Z and ODT resistance begins to turn-off.






ODT TIMING DEFINITIONS


Table 30: ODT Timing Definitions							
Symbol	Begin Point Definition	End Point Defin	ition				
^t AON	Rising edge of CK-CK\ defined by the end point of ODTL on	Extrapolated point at VssQ	Figure 25				
^t AOF	Rising edge of CK-CK\ defined by the end point of ODTL off	Extrapolated point at VRTT_NORM	Figure 25				
^t AONPD	Rising edge of CK-CK\ with ODT first being registered HIGH	Extrapolated point at VssQ	Figure 26				
^t AOF _{PD}	Rising edge of CK-CK\ with ODT first being registered LOW	Extrapolated point at VRTT_NOM	Figure 26				
tADC	Rising edge of CK-CK\ defined by the end point of ODTLCNW,	Extrapolated points at VRTT_WR and VRTT_NOM	Figure 27				
	ODTLCWN4, or ODTLCWN8						


Table 31:	REFERENCE SETTINGS FOR ODT	TIMING MEASUREMENTS		
Measured Parameter	RTT_NORM Setting	RTT_WR_Setting	VSW1	l
^t AON	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOF	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AON _{PD}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOF _{PD}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t ADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV






ODT CHARACTERISTICS







OUTPUT DRIVER IMPEDANCE



34 OHM OUTPUT DRIVER IMPEDANCE

The 34Ω driver (MR1[5,1]=01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34Ω driver only. Its impedance RoN is defined by the value of the external reference resistor RZQ as follows: RoN34=RZQ/7 (with nominal RZQ=240 Ω ±1%) and is actually 34.3Ω ±1%. The 34Ω output driver impedance characteristics are listed in Table 32.

Table 3	Table 32: 34 Ω Driver Impedance Characteristics							
MR1[5,1]	Ron	RESISTOR	Vоит	MIN	TYP	MAX	UNITS	
			0.2/VddQ	0.6	1.0	1.1	RZQ/7	1
		Ron34pd	0.5/VddQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VddQ	0.9	1.0	1.4	RZQ/7	1
0, 1	34.3 Ω		0.2/VddQ	0.9	1.0	1.4	RZQ/7	1
		Ron34pu	0.5/VddQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VddQ	0.6	1.0	1.1	RZQ/7	1
Pull-Up/Pull	Pull-Up/Pull-Down mismatch (MMPUPD)		0.5/VddQ	-10	n/a	10	%	1, 2

NOTES:

- 1. Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss). Refer to "34 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Mearure both RONPU and RONPD at 0.5 x VDDQ:

MMPUD = RONPU - RONPD
RONNOM



34 OHM OUTPUT DRIVER IMPEDANCE

34 OHM DRIVER

The 34Ω driver's current range has been calculated and summarized in Table 34 for VDD=1.5V, Table 35 for VDD=1.575V and Table 36 for VDD=1.425V. The individual pull-up and pull-down resistors (RON34PD and RON34PU) are defined as follows with the Impedance Calculations listed in Table 36.

- RON34PD=(VOUT)/[IOUT]: RON34PU is turned off
- RON34PU=(VDDQ-VOUT)/[IOUT]: RON34PD is turned off

Table 33	Table 33: 34 Ω Driver Pull-Up and Pull-Down Impedance Calculations								
Ron				MIN	TYP				
RZQ = 240Ω±1%			237.6 240 242.4			Ω			
RZQ = (240Ω±1%)/7			33.9	34.3	34.6	Ω			
MR1[5,1]	RON	RESISTOR	VOU		MIN	TYP			
		Ron34pd 1.3Ω Ron34pu	0.2/VddQ	2.04	34.3	38.1	Ω		
			0.5/VddQ	30.5	34.3	38.1	Ω		
			0.8/VddQ	30.5	34.3	48.5	Ω		
0, 1	34.3 Ω		0.2/VddQ	30.5	34.3	48.5	Ω		
			0.5/VddQ	30.5	34.3	38.1	Ω		
			0.8/VddQ	20.4	34.3	38.1	Ω		

Table 34: 34 Ω Driver IOH/IOL Characteristics: Vdd = VddQ = 1.5V								
MR1[5,1]	Ron	RESISTOR	Vol	IT	MIN	TYP		
			IOL @ 0.2 x VDDQ	14.7	8.8	7.9	mA	
		Ron34pd	IOL @ 0.5 x VDDQ	24.6	21.9	19.7	mA	
0, 1	34.3 Ω		IOL @ 0.8 x VDDQ	39.3	35	24.8	mA	
0,1	34.312		IOL @ 0.2 x VDDQ	39.3	35	24.8	mA	
		Ron34pu	IOL @ 0.5 x VDDQ	24.6	21.9	19.7	mA	
			IOL @ 0.8 x VDDQ	14.7	8.8	7.9	mA	

Table 35	Table 35: 34Ω Driver IOH/IOL Characteristics: Vdd=VddQ=1.575V								
MR1[5,1]	Ron	RESISTOR	Vou	Г	MIN	TYP			
			IOL @ 0.2 x VDDQ	15.5	9.2	8.3	mA		
		Ron34pd	IOL @ 0.5 x VDDQ	25.8	23	20.7	mA		
0, 1	34.3 Ω		IOL @ 0.8 x VDDQ	41.2	36.8	26	mA		
0, 1	34.3 52		IOL @ 0.2 x VDDQ	41.2	36.8	26	mA		
		Ron34pu	IOL @ 0.5 x VDDQ	25.8	23	20.7	mA		
			IOL @ 0.8 x VDDQ	15.5	9.2	8.3	mA		



34 OHM OUTPUT DRIVER IMPEDANCE

Table 36	Table 36: 34 Ω Driver Ioh/Iol Characteristics: Vdd=VddQ=1.425V								
MR1[5,1]	Ron	RESISTO	R	Vоит	MIN		ΓΥΡ		
	Ron34pd		IOL @ 0.2 x VDDQ	14	8.3	7.5	mA		
		Ron34pd	IOL @ 0.5 x VDDQ	23.3	20.8	18.7	mA		
0, 1	34.3 Ω		IOL @ 0.8 x VDDQ	37.3	33.3	23.5	mA		
0, 1	34.3 52		IOL @ 0.2 x VDDQ	37.3	33.3	23.5	mA		
		Ron34pu	IOL @ 0.5 x VDDQ	23.3	20.8	18.7	mA		
			IOL @ 0.8 x VDDQ	14	8.3	7.5	mA		

34Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after ZQ calibration, the tolerance limits listed in Table 32 can be expected to widen according to Table 37 and 38.

Table 37: 34 Ω O	UTPUT DRIVER SENSITIVITY DEFINITION		
Symbol	MIN	MAX	
RON(PD) @ 0.2 x	0.6 - dRondTL x [Δ T] - dRondVL x [Δ V]	1.1 + dRondTL x [Δ T] + dRondVL x [Δ V]	RZQ/7
VDDQ	0.9 - dRondTM x [Δ T] - dRondVM x [Δ V]	1.1 + dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/7
RON(PD) @ 0.5 x	0.9 - dRondTH x [Δ T] - dRondVH x [Δ V]	1.4 + dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/7
V dd Q	0.9 - dRondTL x [Δ T] - dRondVL x [Δ V]	1.4 + dRondTL x [Δ T] + dRondVL x [Δ V]	RZQ/7
RON(PD) @ 0.8 x	0.9 - dRondTM x [Δ T] - dRondVM x [Δ V]	1.1 + dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/7
VDDQ	0.6 - dRondTH x [Δ T] - dRondVH x [Δ V]	1.1 + dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/7

1. Note: $\Delta T = T - T(@ calibration)$, $\Delta V = VDDQ - VDDQ(@ calibration)$, VDD = VDDQ

Table 38: 34 Ω O	UTPUT DRIVER VOLTAGE AND TEMPERATURE	SENSITIVITY	
Change	MIN	MAX	
dRondTM	0	1.5	%/°C
dRondVM	0	0.13	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.13	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.13	%/mV



ALTERNATIVE 40 OHM DRIVER

TABLE 3	9 - 40Ω	Driver Impedan	CE CHARACTERIS	STICS				
MR1[5,1]	Ron	RESISTOR	Vоит	MIN	TYP	MAX	UNITS	NOTES
			0.2/VddQ	0.6	1.0	1.1	RZQ/6	1
		Ron40pd	0.5/VddQ	0.9	1.0	1.1	RZQ/6	1
			0.8/VddQ	0.9	1.0	1.4	RZQ/6	1
0, 1	40.0 Ω		0.2/VddQ	0.9	1.0	1.4	RZQ/6	1
		Ron40pu	0.5/VddQ	0.9	1.0	1.1	RZQ/6	1
			0.8/VddQ	0.6	1.0	1.1	RZQ/6	1
Pull-Up/Pull	-Down misr	match (MMPUPD)	0.5/VddQ	-10	n/a	10	%	1, 2

NOTES:

- Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss). Refer to "40 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both RoNPU and RoNPD at 0.5 x VDDQ:

$$MMPUPD = \underbrace{RONPU - RONPD}_{RONNOM} x 100$$

40Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 39 can be expected to widen according to Table 40 and 41.

Table 40: 40 Ω O	OUTPUT DRIVER SENSITIVITY DEFINITION		
Symbol	MIN	MAX	
RON(PD) @ 0.2 x	0.6 - dRondTL x [Δ T] - dRondVL x [Δ V]	1.1 + dRondTL x [Δ T] + dRondVL x [Δ V]	RZQ/6
VddQ	0.9 - dRondTM x [Δ T] - dRondVM x [Δ V]	1.1 + dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/6
RON(PD) @ 0.5 x	0.9 - dRondTH x [Δ T] - dRondVH x [Δ V]	1.4 + dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/6
VDDQ	0.9 - dRondTL x [Δ T] - dRondVL x [Δ V]	$1.4 + dRondTL \times [\Delta T] + dRondVL \times [\Delta V]$	RZQ/6
RON(PD) @ 0.8 x	0.9 - dRondTM x [Δ T] - dRondVM x [Δ V]	1.1 + dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/6
VDDQ	0.6 - dRondTH x [Δ T] - dRondVH x [Δ V]	1.1 + dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/6



ALTERNATIVE 40 OHM DRIVER

Table 41: 40 Ω O	UTPUT DRIVER VOLTAGE AND TEMPERATUR	RE SENSITIVITY	
Change	MIN	MAX	
dRondTM	0	1.5	%/°C
dRondVM	0	0.15	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.15	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.15	%/mV

OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS

The SDRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized in Table 42 while the differential output driver is summarized in Table 43.

Table 42: Single-Ended Output Driver of	HARACTERISTICS				
Parameter/Condition	Sy	/mbol	MIN	IV	IAX
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
$0V \le V_{OUT} \le V_{DD}Q$; ODT is disabled; ODT is HIGH					
Output slew rate: Single-ended; for rising and falling	SRQSE	2.5	6	V/ns	1, 2, 3, 4
edges, measure between VoL(AC) = VREF - 0.1 x VDDQ					
and VOH (AC) = VREF + 0.1 x VDDQ					
Single-ended DC high-level output voltage	Voh(DC)	0.8 x	VDDQ	V	1, 2, 5
Single-ended DC mid-point level output voltage	Vom(DC)	0.5 x	VddQ	V	1, 2, 5
Single-ended DC low-point level output voltage	Vol(DC)	0.2 x	VddQ	V	1, 2, 5
Single-ended DC high-point level output voltage	Voh(AC)	VTT + 0.	.1 x VDDQ	V	1, 2, 3, 6
Single-ended DC low-point level output voltage	Vol(AC)	VTT - 0.	1 x VddQ	V	1, 2, 3, 6
Delta Ron between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output	to VTT (VDDQ/2) via 259	Ω resistor		3

NOTES:


- 1. RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss).
- 2. VTT = VDDQ/2
- 3. See Figure 31 for the test load configuration.
- 4. The 6V/ns maximum is applicable for a single DQ signal when it is switching from either HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are combinations, the maximum limit of 6V/ns maximum is reduced to 5V/ns.
- 5. See Table 32 IV curve linearity. Do not use AC Test load.
- 6. See Table 44 for output slew rate.
- 7. See Table 32 for additional information.
- 8. See Figure 29 for an example of a single-ended output signal.



TABLE 43: DIFFERENTIAL OUTPUT DRIVER CH	IARACTERISTICS				
Parameter/Condition	Sy	mbol	MIN	MA	X
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
$0V \le VOUT \le VDDQ$; ODT is HIGH					
Output slew rate: Differential; for rising and falling edges,	SRQDIFF	5	12	V/ns	1
measure between VoLDIFF(AC) = - 0.2 x VDDQ and VOH					
$(AC) = + 0.2 \times VDDQ$					
Output differential cross-point voltage	Vox(AC)	VREF-150	VREF+150	mV	1, 2, 3
Differential high-level output voltage	VoнDIFF(AC)	+ 0.2	k VDDQ	V	1, 4
Differential low-level output voltage	VolDIFF(AC)	- 0.2 >	(VDDQ	V	1, 4
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 5
Test load for AC timing and output slew rates		Output to VTT (VDDQ/2)) via 25Ω resistor		3


NOTES:

- RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is appliable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss).
 6.
- 2. VREF = VDDQ/2
- 3. See Figure 31 on page 67 for the test load configuration.
- 4. See Table 47 on page 47 for the output slew rate.
- 5. See Table 32 on page 57 for additional information.
- 6. See Figure 30 on page 66 for an example of a differential output signal.






OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS



REFERENCE OUTPUT LOAD

Figure 22 represents the effective reference load of 25Ω used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by any specific Industry test system/apparatus. System designers should use IBIS or other simulation tools to correlate the timing reference load presented or exhibited on the system or system environment.






SLEW RATE DEFINITIONS FOR SINGLE-ENDED OUTPUT SIGNALS

The single-ended output driver is summarized in Table 42. With the reference load for timing measurements, the output slew-rate for falling and rising edges is defined and measured between VoL(AC) and VoH(AC) for single-ended signals as indicated in Table 44 and Figure 23.

TABLE 44: SI	NGLE-ENDED OUTP	UT SLEW RATE		
Output Slew Rat	e (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
20	Rising	Vol(AC)	Voн(AC)	VOH(AC) - VOL (AC) ΔTRSE
DQ	Falling	Voh(AC)	Vol(AC)	VOH(AC) - VOL(AC) ΔTFSE





SLEW RATE DEFINITIONS FOR DIFFERENTIAL OUTPUT SIGNALS

The differential output driver is summarized in Table 43. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VoL(AC) and VOH(AC) for differential signals, as shown in Table 45 and Figure 33.

TABLE 45: D	IFFERENTIAL OUTPU	T SLEW RATE DEF	INITION	
Output Slew Ra	te (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
	Rising	Voldiff(AC)	Vohdiff(AC)	VOHDIFF(AC) - VOL DIFF(AC) ΔTRDIFF
DQS, DQS\	Falling	Vohdiff(AC)	Voldiff(AC)	VOHDIFF(AC) - VOLDIFF(AC)






Table 46: Speed E	Bins											
			,	DDR3-80 L=2.5;6-6	′	(DDR3-1 WL=1.875	′	15 (DDR3 [CWL=	-1333) 1.5; 10-10-10]	,	R3-1600) (L=1.25;11-11-11]	
Parameter		Symbol	М	IN N	IAX I	MIN	MAX	MIN	MAX	MII	N MAX	
ACTIVATE to internal READ or	WRITE delay time	^t RCD	15	-	15	-	15	-	13.75	-	ns	
PRECHARGE command perio	d	tRP	15	-	15	-	15	-	13.75	-	ns	
ACTIVATE-to-ACTIVATE or RE	FRESH command period	^t RC	52.5	-	52.5	-	51	-	48.75	-	ns	
ACTIVATE-to-PRECHARGE co	ommand period	^t RAS	37.5	60ms	37.5	60ms	36	60ms	35	60ms	ns	1
	CWL=5	^t CK (AVG)	3	3.3	3	3.3	3	3.3	3	3.3	ns	2
CL=5	CWL=6	^t CK (AVG)									ns	3
	CWL=7	^t CK (AVG)									ns	3
	CWL=5	^t CK (AVG)	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns	2
CL=6	CWL=6	^t CK (AVG)									ns	3
	CWL=7	^t CK (AVG)									ns	3
	CWL=5	^t CK (AVG)									ns	3
CL=8	CWL=6	^t CK (AVG)			1.875	<2.5	1.875	<2.5	1.875	<2.5	ns	2,3
	CWL=7	^t CK (AVG)									ns	3
	CWL=6	[†] CK (AVG)									ns	3
CL=11	CWL=7	^t CK (AVG)									ns	3
		^t CK (AVG)					1.5	<1.875	1.5	<1.875	ns	2,3
Supported CL Settings				5,6		5, 6,	8	5, 6	, 8, 10		5, 6, 8 Ķ10	
Supported CWL Settings				5		5,	6	5	, 6, 7		5, @K 7	

NOTES:

- tREFI depends on tOPER
- The CL and CWL setting result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
- B. Reserved (filled blocks) settings are not allowed.



Table 47 (sheet 1 of 6) - Electrical Characteristics and AC Operating conditions

			-25 (DDR3-800)	R3-800)	-19 (DD	-19 (DDR3-1066)	-15 (DDR3-1333)	3-1333)	-12 (DDR3-1600)	(3-1600)		
			[CWL=2.	[CWL=2.5; 6-6-6]	[CWL=1.8	[CWL=1.875; 8-8-8]	[CWL=1.5;	10-10-10]	[CWL=1.5; 10-10-10] [CWL=1.25; 11-11-11]	11-11-11]		
	Parameter	Symbol	NIM	MAX	NIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
7000	TC = 0°C to <85°C		80	7800	8	7800	8	7800	80	7800		9,42
dirable mode	TC = 85°C to 105°C	CKDLL_DIS	8	3900	8	3900	8	3900	8	3900	us	9,42
disable illoue	TC = >105°C to ≤125°C		8	2900	8	2900	8	2900	8	2900		9,42
Clock period average: DLL enable mode	ile mode	CK (AVG)				see SPEED BIN TABLE (#49) for tCK range allowed	N TABLE (#4	9) for tCK ra	nge allowed		su	10,11
HIGH pulse width average		CH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
LOW pulse width average		CL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
	ргг госкер	'JITPER	-100	100	06-	06	-80	80	-20	20	sd	13
Clock period all IER	DLL LOCKING	JITPER, LCK	06-	06	-80	80	-70	70	09-	09	sd	13
Clock absolute period		CLK (ABS)			MIN=tCK (MIN=tCK (AVG) MIN+tJITPER MIN; MAX=tCK (AVG)MAX+tJITPER MAX	ITPER MIN;	MAX=tCK (A	VG)MAX+tJI	TPER MAX	sd	
Clock absolute HIGH pusle width	£	[†] CH (ABS)	0.43	,	0.43		0.43		0.43	,	tck (AVG)	14
Clock absolute LOW pulse width	ų	CL (ABS)	0.43		0.43		0.43		0.43		tck (AVG)	15
different classic care classic	DLL LOCKED	уптсс	20	200	18	180	16	160	14	140	sd	16
cycle-to-cycle all len	DLL LOCKING	יודככ, נכא	18	180	1(160	17	140	12	120	sd	16
	2 Cycles	'ERR2PERR	-147	147	-132	132	-118	118	-103	103	sd	17
	3 Cycles	[†] ERR3PERR	-175	175	-157	157	-140	140	-122	122	sd	17
	4 Cycles	'ERR4PERR	-194	194	-175	175	-155	155	-136	136	sd	17
	5 Cycles	*ERRSPERR	-209	209	-188	188	-168	168	-147	147	sd	17
	6 Cycles	'ERR6PERR	-222	222	-200	200	-177	177	-155	155	bs	17
	7 Cycles	'ERR7PERR	-232	232	-209	509	-186	186	-163	163	sd	17
Cumulative error across	8 Cycles	*ERR8PERR	-241	241	-217	217	-193	193	-169	169	sd	17
	9 Cycles	^t ERR9PERR	-249	249	-224	224	-200	200	-175	175	sd	17
	10 Cycles	'ERR10PERR	-257	257	-231	231	-205	205	-180	180	sd	17
	11 Cycles	'ERR11PERR	-263	263	-237	237	-210	210	-184	184	sd	17
	12 Cycles	'ERR12PERR	-269	569	-242	242	-215	215	-188	188	sd	17
	n = 13, 14 49, 50 Cycles	^t ERRnPER				terraper Min = (1+0.68ln[n]) × tjitper Min terraper Max = (1+0.68ln[n]) × tjitper Max	AIN = $(1+0)$.	58In[n]) x t _. 58In[n]) x t _.	ERRnPER MIN = (1+0.68ln[n]) × JJITPER MIN ERRnPER MAX = (1+0.68ln[n]) × JJITPER MAX		sd	17
												1



Table 47 (sheet 2 of 6) - Electrical Characteristics and AC Operating conditions

										10000		
			-25 (DD	-25 (DDR3-800)	-19 (DDR3-1066)	3-1066)	-15 (DDR3-1333)	(3-1333)	-12 (DDR3-1600)	(3-1600)		
			[CWL=2.	CWL=2.5; 6-6-6]	[CWL=1.8	CWL=1.875; 8-8-8]	[CWL=1.5;	[CWL=1.5; 10-10-10]	[CWL=1.25 _]	CWL=1.25; 11-11-11]		
Par	Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
				DQ Input Timing	ming							
/300 300 of omit 811TE3 etca	Base (specification)	the AC17F	75		25	-	-	-	-	-	sd	18,19
Data seror time to Das, Das	VREF @ 1V/ns	DS ACI /S	250	-	200	-	-	-	-	-	sd	19,20
(300 300 of 500 th dill 113 of 50	Base (specification)	200	125		75		30		10	-	sd	18,19
Data SELOP time to DQS, DQS	VREF @ 1V/ns	DS ACISO	275	-	250	-	180	-	160	-	sd	19,20
Data HOLD time from DQS,	Base (specification)	100100	150	-	100	-	65	-	45	-	sd	18,19
DQS\	VREF @ 1V/ns	DH ACIOO	250	-	200	-	165	-	145	-	sd	19,20
Minimum Data Pulse Width		WqIQ [†]	009		490		400	-	360	-	sd	41
				DQ Output Timing	Timing							
DQS, DQS\ to DQ SKEW, per access	\$5	†DQSQ	-	200	-	150	-	125	-	100	sd	
DQ Output HOLD time from DQS, DQS\	DQS\	ήΟή	0.38	-	0.38	-	0.38	-	0.38	-	tck (AVG)	21
DQ LOW-2 time from CK, CK\		'LZ (DQ)	-800	400	-600	300	-500	250	-450	225	sd	22,23
DQ HIGH-A time from CK, CK\		(Da) zh,	-	400		300	-	250		225	sd	22,23
			Da	DQ Strobe Input Timing	at Timing							
DQS,DQS\ RISING to CK, CK\ RISING	16	tpass	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.27	0.27	CK	25
DQS, DQS\ DIFFERENTIAL Input Low pulse width	ow pulse width	¹DQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ DIFFERENTIAL Input HIGH pulse width	IGH pulse width	¹DQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ FALLING Setup to CK, CK\ RISING	CK\ RISING	SSQ ₁	0.2	-	0.2	-	0.2	-	0.18	-	CK	25
DQS, DQS\ FALLING Hold from CK, CK\ RISING	, CK\ RISING	HSQ,	0.2		0.2		0.2		0.18		CK	25
DQS, DQS\ DIFFERENTIAL WRITE preamble	oreamble	^t WPRE	6.0	-	6.0	-	6.0	-	6.0	-	CK	
DQS, DQS\ DIFFERENTIAL WRITE postamble	oostamble	TS4W [†]	0.3		0.3	-	0.3	-	0.3	-	CK	
			DQ (DQ Strobe Output Timing	out Timing							
DQS, DQS\ RISING to/from RISING CK, CK\	3 CK, CK\	[†] DQSCK	-400	400	-300	300	-255	255	-225	225	sd	23
DQS, DQS\ RISING to/from RISING CK, CK\ when DLL is disabled	5 CK, CK\ when DLL is disabled	SIQ_1JQ YSQQ [†]	1	10	1	10	1	10	1	10	su	56
DQS, DQS\ DIFFERENTIAL Output HIGH time	HIGH time	[†] QSH	0.38	-	0.38	-	0.4	-	0.4	-	CK	21
DQS, DQS\ DIFFERENTIAL Output LOW time	LOW time	¹QSL	0.38		0.38	-	0.4	-	0.4	-	CK	21
DQS, DQS\ LOW-Z time (RL-1)		^t LZ (DQS)	-800	400	-600	300	-500	250	-450	225	bs	22,23
DQS, DQS\ HIGH-Z time (RL+BL/2)		Hz (DQS)	-	400	-	300	-	250	-	225	sd	22,23
DQS, DQS\ DIFFERENTIAL READ preamble	reamble	*RPRE	6.0	Note 24	6.0	Note 24	6.0	Note 24	6.0	Note 24	CK	23,24
DQS, DQS\ DIFFERENTIAL READ postamble	ostamble	^t RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23,27



Table 47 (sheet 3 of 6) - Electrical Characteristics and AC Operating conditions

			-25 (DD	-25 (DDR3-800)	-19 (DDF	-19 (DDR3-1066)	-15 (DDR3-1333)	3-1333)	-12 (DDR3-1600)	3-1600)		
			[CWL=2.	[CWL=2.5; 6-6-6]	[CWL=1.8	[CWL=1.875; 8-8-8]	[CWL=1.5;	[CWL=1.5; 10-10-10]	[CWL=1.25; 11-11-11]	11-11-11]		
P	Parameter	Symbol	MIN	MAX	NIIN	MAX	MIN	MAX	NIN	MAX	Units	Notes
		Command and Address Timing	dress Timin	g								
DLL Locking time		[†] DLLK	512		512		512	-	512		CK	28
CTRL, CMD, ADDR setup to CK,	Base (specification)	[†] IS A C17E	200	-	125	-	65	-	45	-	bs	29,30
CK\	VREF @ 1V/ns	13 ACI/3	375	-	300		240	-	220		sd	20,30
CTRL, CMD, ADDR setup to CK,	Base (specification)	115 A C150	350		275		190		170		sd	29,30
CK	VREF @ 1V/ns	13 ACTOO	200	-	425	-	340	-	320		sd	20,30
CTRL, CMD, ADDR hold to CK,	Base (specification)	1 Ju DC100	275	-	200		140		120		bs	29,30
CK\	VREF @ 1V/ns	III DCTOO	375	-	300	-	240	-	220	-	bs	20,30
Minimum CTRL, CMD, ADDR puls	pulse width	, IPW	006		082		620	-	095		sd	41
ACTIVATE to Internal READ or W	or WRITE delay	^t RCD				See "Sp	See "Speed Bin Table (#49) for tRCD	ble (#49) fo	or tRCD		su	31
PRECHARGE command period		[†] RP				See "S	See "Speed Bin Table (#49) for tRP	able (#49) f	or tRP		su	31
ACTIVATE-to-PRECHARGE command period	and period	'RAS				See "S	See "Speed Bin Table (#49) for tRAS	ble (#49) fo	or tRAS		us	31,32
ACTIVATE-to-ACTIVATE comman	mand period	[†] RCD				See "S	See "Speed Bin Table (#49) for tRC	able (#49) f	or tRC		su	31
ACTIVATE-to-ACTIVATE	1KB page size		MIN=grea or 1	MIN=greater of 4CK or 10ns	MIN=grea or 7	greater of 4CK or 7.5ns	MIN=grea	reater of 4CK or 6ns	MIN-greater of 4CK MIN-greater of 4CK or 7.5ns or 6ns	er of 4CK	CK	31
minimum command period	2KB page size	O N	Σ	MIN=greater of 4CK or 10ns	of 4CK or 10	ns	Σ	N=greater	MIN=greater of 4CK or 7.5ns	Sns	CK	31
Four ACTIVATE windows for 1KB	1KB page size	trass	40		37.5		30	-	30		ns	31
Four ACTIVATE windows for 2KB	2KB page size	FAW	20		20		45		40		ns	31
WRITE recovery time		¹WR				_	MIN = 15ns; MAX = n/a	MAX = n/a	m		CK	31,32,33
<u>a</u>	WRITE transaction to internal READ	¹WTR				MIN = gre	MIN = greater of 4CK or 7.5ns; MAX = n/a	or 7.5ns; l	MAX = n/a		CK	31,34
READ-to-PRECHARE time		*RTP				MIN = gre	MIN = greater of 4CK or 7.5ns; MAX = n/a	or 7.5ns; I	AAX = n/a		CK	
CAS\-to-CAS\ command delay		doo,					MIN = 4CK; $MAX = n/a$	MAX = n/a			CK	
Auto precharge WRITE recovery + PRECHARGE time	+ PRECHARGE time	[†] DAL				NIN =	$MIN = WR + {}^{t}RP/{}^{t}CK (AVG); MAX = n/a$	(AVG); M	4X = n/a		CK	
MODE REGISTER SET command o	and cycle time	¹MRD					MIN = 4CK; $MAX = n/a$	MAX = n/a			CK	
MODE REGISTER SET command u	and update delay	MOD [↑]				MIN = gre	MIN = greater of 12CK or 15ns; MAX = n/a	K or 15ns; I	MAX = n/a		CK	
MULTIPURPOSE REGISTER READ multipurpose register exit	MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	†MPRR					MIN = 1CK; MAX = n/a	MAX = n/a			CK	



Table 47 (sheet 4 of 6) - Electrical Characteristics and AC Operating conditions

			-25 (DDR3-800)	83-800)	-19 (DDR3-1066)	3-1066)	-15 (DDR3-1333)	(3-1333)	-12 (DDR3-1600)	3-1600)		
			[CWL=2.	[CWL=2.5; 6-6-6]	[CWL=1.87	CWL=1.875; 8-8-8]	[CWL=1.5;	[CWL=1.5; 10-10-10]	<u> </u>	11-11-11]		
Pa	Parameter	Symbol	NIN	MAX	NIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
				Calibration Timing	Timing .							
ZQCL command: Long	POWER-UP and RESET operation	†ZQINIT	512		512	,	512		512		ŏ	
Calibration time	Normal operation	^t ZQOPER	256		256	-	256	-	256		CK	
ZQCS command: Short Calibration Time	n Time	SDOZ,	64	-	64	-	64	-	64		CK	
			Initia	ization and	Initialization and RESET Timing	ing						
Exit RESET from CKE HIGH to a valid command	lid command	*XPR			Μ	IN = greate	r of 5CK or	tRFC + 10n	MIN = greater of 5CK or tRFC + 10ns; MAX = n/a	а	CK	
Begin power supply ramp to power supplies stable	er supplies stable	^t VDDPR					MIN = n/a;	MIN = n/a; MAX = 200			ms	
RESET\ LOW to power supplies stable	table	^t RPS					MIN = 0; N	MIN = 0; MAX = 200			ms	
RESET\ LOW to I/O and RTT HIGH-Z	Z-I	ZOI ₁					MIN = n/a; MAX = 200	MAX = 200			ns	35
				REFRESH Timing	Timing							
REFRESH-to-ACTIVATE or REFRESH command period	H command period	¹RFC				Σ	MIN = 110; MAX = 9 x ^t REFI	AX = 9 x ^t RE	н		ns	
	TC ≤ 85°C						64	64 (1X)			ms	36
Maximum REFRESH period	TC >85°C ≤ 105°C	,					32	32 (2X)			ms	36
	TC > 105°C ≤ 125°C						24	4			ms	36
Maximim DEEDESH	TC ≤ 85°C						7.	7.8			sn	36
noriod/intonol	TC >85°C ≤ 105°C	^t REFI					3.	3.9			ns	36
beilou/intelval	TC >105°C ≤ 125°C						2.	2.9			ms	36
			3 ,	SELF REFRESH Timing	SH Timing							
Exit SELF REFRESH TO commands not requiring a locked DLL	not requiring a locked DLL	SX,			Σ	IN = greate	er of 5CK or	'RFC + 10n	MIN = greater of 5CK or 'RFC + 10ns; MAX = n/a	е	CK	
EXIT SELF REFRESH TO commands requiring a locked DLL	s requiring a locked DLL	TTOSX,				M	MIN = ^t DLLK (MIN); MAX = n/a	IN); MAX =	n/a		ŏ	28
MINIMUM CKE LOW pulse width for SELF REFRESH entry to SELF REFRESH exit timing	for SELF REFRESH entry to SELF	†CKESR				= NIN	$MIN = {}^{t}CKE (MIN) + CK; MAX = n/a$	+ CK; MAX	= n/a		CK	
Valid clocks after SELF REFRESH entry or POWER-DOWN entry	intry or POWER-DOWN entry	CKSRE				MIN = gre	MIN = greater of 5CK or 10ns; MAX = n/a	or 10ns; N	1AX = n/a		č	
Valid clocks before SELF REFRESH exit	Valid clocks before SELF REFRESH exit, POWER-DOWN exit, or RESET exit	†CKSRX				MIN = gre	MIN = greater of 5CK or 10ns; MAX = n/a	or 10ns; N	1AX = n/a		X	



Table 47 (sheet 5 of 6) - Electrical Characteristics and AC Operating conditions

			-25 (DDR3-800) [CWL=2.5; 6-6-6]	-19 (DDR3-1066) [CWL=1.875; 8-8-8]	-15 (DDR3-1333) [CWL=1.5; 10-10-10]	-15 (DDR3-1333) -12 (DDR3-1600) [CWL=1.5; 10-10-10] [CWL=1.25; 11-11-11]		
<u>a</u>	Parameter	Symbol	MIN MAX	MIN MAX	MIN MAX	MIN MAX	Units	Notes
		POWER-DOWN Timing	V Timing					
CKE MIN pulse width		tCKE (MIN)	Greater of 3CK or 7.5ns	Greater of 3CK or 5.625ns	Greater of 3CK or 5.625ns	Greater of 3CK or 5ns	CK	
Command pass disable delay		CPDED			MIN = 1; $MAX = n/a$		CK	
POWER-DOWN entry to POWER-DOWN exit timing	-DOWN exit timing	Qd,		- MIN	MIN = tCKE (MIN); MAX = 60ms	50ms	CK	
Begin POWER-DOWN period prior to CKE registered HIGH	or to CKE registered HIGH	ANPD			WL - 1CK		CK	
POWER-DOWN entry period: OE	POWER-DOWN entry period: ODT etiher synchronous or asynchronous	PDE		Greater of tANPD or tRFC - REFRESH command to CKE LOW time	RFC - REFRESH comm	and to CKE LOW time	Ϋ́	
POWER-DOWN exit period: ODT	POWER-DOWN exit period: ODT either synchronous or asynchronous	PDX			ANPD+ 'XPDLL		ŏ	
	PO	POWER-DOWN Entry MINIMUM Timing	IINIMUM Timing					
ACTIVATE command to POWER-DOWN entry		^t ACTPDEN		MIN	MIN = 1		CK	
PRECHARGE/PRECHARGE ALL co	PRECHARGE/PRECHARGE ALL command to POWER-DOWN entry	†PRPD EN		MIM	MIN = 1		CK	
REFRESH command to POWER-DOWN entry	OWN entry	*REFPDEN		MIN	MIN = 1		CK	37
MRS command to POWER-DOWN entry	N entry	†MRSPDEN			MIN = 'MOD (MIN)		CK	
READ/READ with AUTO PRECHA	with AUTO PRECHARGE commant to POWER-DOWN entry	*RDPDEN			MIN = RL + 4 + 1		ŏ	
WRITE Command to POWER-	BL8 (OTF, MRS) BC4OTF	'WRPDEN		MIM	$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$	17/6)	CK	
DOWN entry	BC4MRS	*WRPDEN		MIM	$MIN = WL + 2 + ^{\dagger}WR/^{\dagger}CK (AVG)$	100)	CK	
WRITE with AUTO PRECHARGE command to POWER-DOWN	BL8 (OTF, MRS) BC4OTF	^t WRAPDEN		2	MIN = WL + 4 + WR + 1		Ŋ	
entry	BC4MRS	^t WRAPDEN		V	MIN = WL + 2 + WR + 1		CK	
		POWER-DOWN Exit Timing	Exit Timing					
DLL on, any valid command, or E locked	valid command, or DLL off to commands not requiring DLL	dX,	MIN = Greater of 3Cl	MIN = Greater of 3CK or 7.5ns; MAX = n/a	MIN = Greater of 3C	MIN = Greater of 3CK or 6.0ns; MAX = n/a	CK	
PRECHARGE POWER-DOWN wit	E POWER-DOWN with DLL off to command requiring DLL	THOOK,		MIN = Great	MIN = Greater of 10CK or 24ns; MAX = n/a	1AX = n/a	χ	28
							1	



Table 47 (sheet 6 of 6) - Electrical Characteristics and AC Operating conditions

		-25 (DD	-25 (DDR3-800)	-19 (DDR3-1066)	3-1066)	-15 (DDR3-1333)	3-1333)	-12 (DDR3-1600)	3-1600)		
		[CWL=2	[CWL=2.5; 6-6-6]	[CWL=1.875; 8-8-8]	5; 8-8-8]	[CWL=1.5;	10-10-10]	[CWL=1.5; 10-10-10] [CWL=1.25; 11-11-11]	11-11-11]		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
			ODTTiming	iming							
RTT synchronous TURN-ON delay	ODTL on									CK	38
RTT synchronous TURN-OFF delay	ODTL off									CK	40
RTT TURN-ON from ODTL ON reference	[†] AON	-400	400	-300	300	-250	250	-225	225	bs	23,38
RTT TURN-OFF from ODTL OFF reference	[†] AOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39,40
Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL OFF)	[†] AONPD					MIN = 2; MAX = 8.5	1AX = 8.5			ns	38
Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL OFF)	[†] AOFPD					MIN = 2; MAX = 8.5	1AX = 8.5			su	40
ODT HIGH time without WRITE command or with WRITE command and BC8	ODT _{H8}					MIN = 6; MAX = n/a	1AX = n/a			CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODT _{H4}					MIN = 4; MAX = n/a	1AX = n/a			CK	
			Dynamic ODT Timing	DT Timing							
RTT_NOM-to=RTT_WR change skew	ODTL _{CNW}					WL - 2CK	2CK			CK	
RTT_WR-to-RTT_NOM change skew - BC4	ODTL _{CNW4}					4CK + ODTL OFF	JTL OFF			CK	
RTT_WR-to-RTT_NOM change skew - BC8	ODTL _{CNW8}					6CK + ODTL OFF	TL OFF			CK	
RTT dynamic change skew	[†] ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39
		V	WRITE Leveling Timing	ling Timing							
First DQS, DQS\ RISING edge	^t WLMRD	40	-	40	-	40	-	40	-	CK	
DQS; DQS\ delay	*WLDQSEN	25	-	25	-	25	-	25	-	CK	
WRITE Leveling SETUP from rising CK, CK\ crossing to rising DQS, DQS\ crossing	STM,	325	-	245	-	195		165	-	sd	
WRITE Leveling HOLD from rising DQS, DQS\ crossing to rising CK, CK\ crossing	нтм _т	325		245	-	195	-	165	-	sd	
WRITE Leveling output delay	,™LO	0	6	0	6	0	6	0	7.5	ns	
WRITE Leveling output error	^t WLOE	0	2	0	2	0	2	0	2	ns	





Notes

- Parameters are applicable with 0°C ≤TA ≤ +95°C and VDD/VDDQ = +1.5V ± 0.075V
- 2. All voltages are referenced to Vss.
- 3. Output timings are only valid for Ron34 output buffer selection.
- Unit^tCK(AVG) represents the actual ^tCK(AVG) of the input clock under operation. Unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and IDD tests may use a VIL-to-VIH swing of up to 900mV in the test environment, but input timing is still referenced to VREF (except ¹IS, ¹IH, ¹DS, and¹DH use the AC/DC trip points and CK, CK\and DQS, DQS\use their crossing points). The minimum slew rate for the input signals used to test the device is 1V/ns for single-ended inputs and 2V/ns for differential inputs in the range between VIL (AC) and VIH (AC).
- 6. All timings that use time-based values (ns, µs, ms) should use ¹CK (AVG) to determine the correct number of clocks (Table 47 uses CK or CK (AVG) interchangeably). For non-interger results, all minimum limits are to be rounded up to the nearest whole integer.
- TheuseofSTROBEorDQSDIFFreferstotheDQSandDQS\differentialcrossingpointwhenDQSistherisingedge.TheuseofCLOCKorCKreferstotheCK and CK\ differential crossing point when CK is the rising edge.
- This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is VDDQ/2 for single-ended signals and the crossing point for differential signals.
- WhenoperatinginDLLdisablemode,STACKEDdoesnotwarrantcompliance with normal mode timings or functionality.
- 10. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it doesnotexceedvalues specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20-60kHz with and additional 1% of \(^1CK (AVG)\) as a long-term jitter component; however, the spread-spectrum may not use a clock rate below \(^1CK (AVG) MIN\).
- Theclock'stCH(AVG) andtCL(AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of values specified and must of a random Gaussian distribution in nature.
- The period jitter (¹JITPER) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter (fJITCC) is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.

- 17. The cumulative jitter error (^tERRnPER), where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- ^{18.} ^tDS (base) and ^tDH (base) values are for a single-ended 1V/ns DQ slew rate and 2V/ns for differential DQS, DQS\ slew rate.
- These parameters are measured from a data signal (DM, DQ0, DQ1 ... DQn and so forth) transition edge to its respective data strobe signal (DQS, DQS\) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to VREF when the slew rate is 1V/ns. These values, with a slew rate of 1V/ns are for reference only.
- When the device is operated with input clock jitter, this parameter needs to bederatedbytheactual^tJITPER(largerof^tJITPER(MIN)or^tJITPER(MAX)ofthe input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The output timing is aligned to the nominal or average clock. Output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting teRRIoPER(MAX);tDQSCK(MIN),tLZ(DQS)MIN,tLZ(DQ)MAX, and tAON (MIN). The following parameters are required to be derated by subtracting tERRIoPER(MIN);tDQSCK(MAX),tLZ(DQS)MAX,tLZ(DQ)MAX, andtAON(MAX).TheparametertRPRE(MIN)isderatedbysubtracting tITPER (MAX), while tRPRE (MAX) is derated by subtracting tITPER (MIN).
- 24. The maximum preamble is bound by ^tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS\) crossing to its respective clock signal (CK, CK\) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present or not.
- The ^tDQSCK DLL_DIS parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by ^tHZDQS (MAX).
- Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency ¹XPDLL, timing must be met.
- 29. [†]IS (base) and [†]IH (base) values are for a single-ended 1 V/ns control/ command/ address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK\) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present or not.
- 31. For these parameters, the device supports tnPARAM (nCK) = RU (¹PARAM [ns]/¹CK[AVG][ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support ¹nRP (nCK) = RU (¹RP)/¹CK[AVG]) if all input clock jitter specifications are met. This means for DDR2-800; 6-6-6, of which ¹RP = 15ns, the device will support ¹nRP = RU (¹RP/¹CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0+6 are valid even if six





Notes Continued

clocks are less than 15ns due to input clock jitter.

- During READs and WRITEs with AUTO PRECHARGE, the DDR3 SDRAM will hold off the internal PRECHARGE command until [†]RAS (MIN) has been satisfied.
- When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for ^tWR.
- 34. The start of the write recovery time is defined as follows:
 - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL.
 - For BC4 (OTF): Rising clock edge four clock cycles after WL.
 - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL.
- 35. RESET\ should be LOW as soon as power starts to ramp to ensure the outputs are in HIGH-Z Until RESET\ is LOW, the outputs are at risk of driving the bus and could result in excessive current, depending on the bus activity.
- 36. The refresh period is 64ms when TA is less than or equal to 85°C. This equates to an average refresh rate of 7.8124µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When TA is greater than 85°C, the refresh period is 32ms and when TA is greater than 105°C, the refresh period is 24ms.
- AlthoughCKEisallowedtoberegisteredLOWafteraREFRESHcommand when[†]REFPDEN(MIN) is satisfied, there are cases where additional time such as [†]XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves HIGH-Z and ODT resis-

- tance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 23.
- 39. Half-clock output parameters must derated by the actual ¹ERRioPER and ¹UITDTY when input clock jitter is present. This results in each parameter becoming larger. The parameters ¹ADC(MIN) and ¹AOF(MIN) are each required to be derated by subtracting both tERRioPER (MAX) and ¹UITDTY (MAX). The parameters ¹ADC (MAX) and ¹AOF (MAX) are required to be derated by subtracting both ¹ERRioPER (MAX) and ¹UITDTY (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the SDRAM buffer is in HIGH-Z. The ODT reference load is shown in Figure 24. This output load is used for ODT timings (see Figure 31).
- 41. Pulse width of an input signal is defined as the width between the first crossing of VREF (DC) and the consecutive crossing of VREF(DC).
- 42. Should the clock rate be larger than ^tRFC(MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25MHz) all REFRESH commands should be followed by a PRECHARGE ALL command.



COMMAND AND ADDRESS SETUP, HOLD, AND DERATING

The total † IS (setup time) and † IH (hold time) required is calculated by adding the data sheet † IS (base) and † IH (base) values (Tables 48) to the Δ^{\dagger} IS and Δ^{\dagger} IH derating values (Table 49), respectively. Set-up and hold times are based on measurements at the device. Note that address and control pins present the capacitance of multiple die to the system. This capacitance is less than the equivalent number of discrete devices due to the higher level of die integration; however, it must be accounted for when driving these pins. Slew rates on these pins will be slower than pins with only one die load unless measures are made to increase the strength of the signal driver and lower the trace impedance proportionally on signals connecting to multiple internal die.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH(AC)/VIL(AC) (see Figure 14 for input signal requirements). For slew rates which fall between the values listed in Table 49 and Table 50, the derating values may be obtained by linear interpolation.

Setup (t IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (t IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate for derating value (see Figure 25). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 27).

 $Hold ({}^{t}IH) \, nominal \, slew \, rate \, for \, a \, rising \, signal \, is \, defined \, as \, the \, slew \, rate \, between \, the \, last \, crossing \, of \, VREF (DC). \, Hold ({}^{t}IH) \, nominal \, slew \, rate \, for \, a \, falling \, signal \, is \, defined \, as \, the \, slew \, rate \, between \, the \, last \, crossing \, of \, value \, and \, the \, slew \, rate \, between \, the \, last \, crossing \, of \, value \, and \, value \,$

Table 48: Co	MMAND AND A I	DDRESS S ETUF	AND HOLD V	ALUES REFER	ENCED AT 1V	//ns – AC/DC	BASED
Symbol	DDR3-800	DDR3-1066	DDR3-133	3 DDR3-1	600 UNI	TS REF	ERENCE
^t IS(base) AC175	200	125	65	45	ps	VIH(AC)/VIL(AC)	
^t IS(base)(AC150)	350	275	190	170	ps	VIH(AC)/VIL(AC)	
^t IH(base)DC100	275	200	140	120	ps	VIH(AC)/VIL(AC)	

Table 49: Derating Values for tIS/tIH - AC175/DC100-Based

Shaded cells indicate slew-rate combinations not supported


Δ^{t} IS, Δ^{t} IH Derating	(ps) -	AC/D	C-Bas	ed, A	C175 T	hresh	old; Vı	н(AC)	= VRE	F(DC)	+ 175	mV, Vı	L(AC) :	= VREF	(DC) -	· 175n	ιV
CMD/ADDR							CK,	CK\ D	iffere	ntial S	lew R	ate					
Slew Rate V/ns			4.0V/ns	\$	3.0V	/ns	2.0	0V/ns		1.8V/n	s	1.6\	//ns	-	1.4V/ns		1.2V/
Siew hate V/IIS	Δ^{t} IS	∆ ^t II	1 ∆ ¹	IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t ls	_∆ t	H .	^t IS	$\Delta^{t}IH$	∆ ^t IS	∆t∥	- 1 ∆ ¹	IS	∆ ^t IH
2.0		88	50	88	50	88	50	96	58	96	66	112	74	120	84	128	100
1.5		59	34	50	34	59	34	67	42	67	50	83	58	91	68	99	84
1.0		0	0	0	0	0	0	8	8	8	16	24	24	32	34	40	50
0.9		-2	-4	-2	-4	-2	-4	6	4	6	12	22	20	30	30	38	46
0.8		-6	-10	-6	-10	-6	-10	2	-2	2	6	18	14	26	24	34	40
0.7		-11	-16	-11	-16	-11	-16	-3	-8	-3	0	13	8	21	18	29	34
0.6		-17	-26	-17	-26	-17	-26	-9	-18	-9	-10	7	-2	15	8	23	24
0.5		-35	-40	-35	-40	-35	-40	-27	-32	-27	-24	-11	-16	-2	-6	5	10
0.4		-62	-60	-62	-60	-62	-60	-54	-52	-54	-44	-38	-36	-30	-26	-22	-10




TABLE 50: DERATING V			<i>-</i> / 11 1	70	100/10	0100	DAC	CD								
∆tIS, ∆tIH Derating (ps			ed, AC	150 T	hresho	ld; Vı	H(AC)	= VRE	F(DC)	+ 150r	nV, VıL	(AC) =	- VREF	(DC) -	150m	٧
CMD/ADDR						CK,	CK\ D	iffere	ntial S	lew Ra	ate					
Slew Rate V/ns		4.0V/n	ıs	3.0	V/ns	2	.0V/ns		1.8V/n	ıs	1.0	6V/ns		1.4V/ı	ns	
Siew nate V/IIS	Δ	IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆tį	\$ Δ	tiH .	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆t∣	H Δ ¹	IS	∆tIH	∆tIS
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

TABLE 51: MINIMUM REQUIRED TIME	tVAC ABOVE VIH(AC) FOR A VALID TRANSIT	TION
Below VIL(AC)		
Slew Rate (V/ns)	tVAC at 175mV(ps)	tVAC
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150





















DATA SETUP, HOLD AND DERATING

The total ¹DS (setup time) and ¹DH (hold time) required is calculated by adding the data sheet ¹DS (base) and ¹DH (base) values (see Table 52) to the Δ¹DS and Δ ^tDH derating values (see Table 53), respectively.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH/VIL(AC). For slew rates which fall between the values listed in Table 54, the derating values may be obtained by linear interpolation.

Setup (IDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (IDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate derating value (see Figure 29). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 31).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (*DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 30). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the "DC-to-VREF(DC) region", is used for the derating value (see Figure 32).

Table 52: Da	TA SETUP AND	HOLD VALUES	s at 1V/ ns (D	QSx, DQSx	AT 2V/ NS	- AC/DC BASE
Symbol	DDR3-800	DDR3-1066	DDR3-133	3 DI	DR3-1600	UNITS
^t DS(base)AC175	75	25	-	-	ps	VIH(AC)/VIL(AC)
^t DS(base)AC150	125	75	-	-	ps	VIH(AC)/VIL(AC)
tDS(base)DC100	150	100	65	45	ps	VIH(AC)/VIL(AC)

REFERENCE

					_
Т : - ЕО. Г	1	/	·DC/+DL	AC175/DC100) D.a.
IARIE 3.5° I	JERAIING V	/ALUE FOR I		AC-1/5/17C-1UI	J - DASED


Shaded cells indicate slew-rate comb	inations not su	pported														
		Δ ^t [S, ∆ ^t D)H De	rating	g (ps) -	- AC1	75/D10	00-Bas	ed						
DQ						DQS,	DQS#	Diffe	rential	Slew F	Rate					
Slew Rate V/ns		4.0V/ns		3.0\	/ns	2	.0V/ns		1.8V/n	s	1.6	V/ns		1.4V/n	s	
Siew hate v/iis	∆ ^t DS	∆ ^t DH	∆ ^t D	∆t∣	DH ∆	d DS	tDH	∆ ^t DS	∆ ^t DH	∆tD\$	∆t⊏	Η Δ	t _{DS}	∆ ^t DH	∆ ^t DS	∆ ^t DH
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	-4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											-11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10




haded cells indicate slew-rate con	nbinations not s															
		∆tD	S, ∆ ^t D	H Der	ating	(ps) –	AC15	0/DC1	00-Ba	sed						
DQ Slew						DQS,	DQS#	Differ	ential	Slew I	Rate					
Rate V/ns		4.0V/ns		3.0V	/ns	2	.0V/ns		1.8V/n	s	1.6	V/ns		1.4V/ns		
Tiate V/II3		∆ ^t DS	∆ ^t DI	H ∆ ^t	DS 2	\ ^t DH	∆tds	∆ ^t DH	∆tDS	∆ ^t DI	ı ∆t	DS A	tDH	∆tDS	∆ ^t DH	∆tds
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10

TABLE 55: REQUIRED TIME TVAC ABOVE VIH(AC) (BELOW VIL[AC]) FOR A VALID TRANSITION		
Slew Rate (V/ns)	^t VAC at 175mV(ps) [M	IIN] tVAC
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150





















COMMANDS TRUTH TABLE

Table 56: T	RUTH	TABLE -	Сомман	ID										
			CI	KE										
Function		Ş	Prev ymbol	Next Cycle	Cycle	, (CS\	RAS\	CAS\	WI	E\ B	A [2:0]	An	A 12
Mode Register Set	t	MRS	Н	Н	L	L	L	L	BA					
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
SELF REFRESH e	ntry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
SELF REFRESH ex	xit	SRX	L	Н	H	V H	V	V H	V	V	V	V	V	6,7
Single-Bank PRECH	IARGE	PRE	Н	Н	L	Ĺ	L	L	VBA	V	V	L	V	
PRECHARGE all b	anks	PREA	Н	Н	L	L	L	L	V	V	V	Н	V	
Bank ACTIVATE		ACT	Н	Н	L	L	L	Н	ВА				RA	
	BL8MRS BC4MRS	WR	Н	Н	L	Н	Н	L	ВА	RFU	V	L	CA	8
WRITE	BC40TF	WRS4	Н	Н	L	Н	Н	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	Н	L	Н	Н	L	BA	RFU	Н	L	CA	8
	BL8MRS BC4MRS	WRAP	Н	Н	L	Н	Н	L	BA	RFU	V	Н	CA	8
WRITE with AUTO	BC4OTF	WRAPS4	Н	Н	L	Н	Н	L	BA	RFU	L	Н	CA	8
PRECHARGE	BL8OTF	WRAPS8	Н	Н	L	Н	Н	L	ВА	RFU	Н	Н	CA	8
	BL8MRS BC4MRS	RD	Н	Н	L	Н	Н	Н	ВА	RFU	V	L	CA	8
READ	BC4OTF	RDS4	Н	Н	L	Н	Н	Н	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	Н	Н	BA	RFU	Н	L	CA	8
READ with AUTO	BL8MRS BC4MRS	RDAP	Н	Н	L	Н	Н	Н	BA	RFU	V	Н	CA	8
PRECHARGE	BC4OTF	RDAPS4	Н	Н	L	Н	Н	Н	BA	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	Н	Н	BA	RFU	Н	Н	CA	8
NO OPERATION		NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	9
Device DESELECT	ΓED	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
POWER-DOWN ent	POWER-DOWN entry		Н	L	L H	H V	H V	H V	V	V	V	V	V	6
POWER-DOWN exit	POWER-DOWN exit		L	Н	L H	H V	H V	H V	V	V	V	٧	V	6,11
ZQ CALIBRATION	LONG	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	12
ZQ CALIBRATION	SHORT	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	

NOTES:

- Commands are defined by states of CS\, RAS\, CAS\, WE\, and CKE at
 the rising edge of the clock. The MSB of BA, RA, and CA are devicedensity and configuration-dependent.
- RESET\ is LOW enabled and used only for asynchronous RESET. Thus, RESET\ must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care".
- 6. See Table 57 for additional information on CKE transition.
- 7. SELF REFRESH exit is asynchronous.

- Burst READs or WRITEs cannot be terminated or interrupted, MRS (fixed) and OTF BL/BC are defined in MR0.
- The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate and operation that is in execution.
- 10. The DES and NOP commands perform similarly.
- The POWER-DOWN mode does not perform any REFRESH operations
- ZQ CALIBRATION LONG is used for either ZQINT (first ZQCL command during initialization) or ZQOPER (ZQCL command after initialization).



TABLE 57: TRUT	H TABLE - CKE				
	CH	Œ			
	(n-1)	(n)	(RAS CAS WE CS\)		
Current State ³	Previous Cycle ⁴	Present Cycle ⁴	Command ⁵	Action ⁵	Notes
POWER-DOWN	L	L	"Don't Care"	Maintain POWER-DOWN	1,2
	L	Н	DES or NOP	POWER-DOWN exit	1,2
SELF REFRESH	L	L	"Don't Care"	Maintain SELF REFRESH	1,2
Bank(s) ACTIVE	Н	Н	DES or NOP	SELF REFRESH exit	1,2
READING	Н	L	DES or NOP	Active POWER-DOWN entry	1,2
WRITING	Н	L	DES or NOP	POWER-DOWN entry	1,2
PRECHARGING	Н	L	DES or NOP	POWER-DOWN entry	1,2
REFRESHING	Н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2
All Banks IDLE	Н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2,6
	Н	L	REFRESH	SELF REFRESH	1

NOTES:

- All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- ^{2.} ^tCKE(MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + ^tCKE(MIN) + ^tIH.
- Current state = The state of the SDRAM immediately prior to clock edge
 n.
- CKE (n) is the logic state of CKE at clock edge n, CKE (n-1) was the state of CKE at the previous clock edge.
- COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 56). Action is a result of COM-MAND. ODT does not affect the states described in this table and is not listed.
- Idle state = all banks are closed, no data bursts are in progress, CKE is
 HIGH and all timings from previous operations are satisfied. All SELF
 REFRESH exit and POWER-DOWN exit parameters are also satisfied.

DESELECT (DES)

The DES command (CS\HIGH) prevents new commands from being executed by the SDRAM. Operations already in progress are not affected.

NO OPERATION (NOP)

The NOP command (CS\LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

ZQ CALIBRATION

ZQ Calibration LONG (ZQCL)

The ZQCL command is used to perform the initial calibration during a power-up initialization and reset sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the SDRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the SDRAM I/O, which are reflected as updated Ron and ODT values.

The SDRAM is allowed a timing window defined by either ^tZQINIT or ^tZQOPER to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter tZQINIT must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter ^tZQOPER to be satisfied.

ZQ Calibration SHORT (ZQCS)

The ZQCS command is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter IZQCS. A ZQCS command can effectively correct a minimum of 0.5% Ron and RTT impedance errors within 64 clock cycles, assuming the maximum sensitivities specified in Table 37 and Table 38.



ACTIVATE

The ACTIVATE command is used to open (or ACTIVATE) a row in a particular bank for a subsequent access. The value on the BA [2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or ACTIVE) for accesses until a PRECHARGE command is issued to that bank.

APRECHARGEcommandmustbeissuedbeforeopeningadifferent row in the same bank.

READ

The READ command is used to initiate a burst READ access to an ACTIVE row. The address provided on inputs A[2:0] selects the starting column address depending on the burst length and burst type selected. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be PRECHARGED at the end of the READ burst. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the MODE REGISTER) when the READ command is issued, determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted. A summary of READ commands is shown in Table 58.

Table 58:	READ (Comman	D SUMM	ARY							_			
			Cł	Œ										
Function		S	Prev ymbol	Next Cycle	Cycle	C	S\	RAS\	CAS\	WE	\ B <i>i</i>	\ [2:0]	An	A 12
	BL8MRS BC4MRS	RD	ŀ	ł	L	Н	L	Н	BA	RFU	٧	L	CA	
READ	BC4OTF	RDS4	H	ł	L	Н	L	Н	BA	RFU	L	L	CA	
	BL8OTF	RDS8	H	ł	L	Н	L	Н	BA	RFU	Н	L	CA	
	BL8MRS BC4MRS	RDAP	ŀ	ł	L	Н	L	Н	ВА	RFU	V	Н	CA	
READ with AUTO	BC4OTF	RDAPS4	ŀ	ł	L	Н	L	Н	BA	RFU	L	Н	CA	
PRECHARGE	BL8OTF	RDAPS8	ŀ	ł	L	Н	L	Н	BA	RFU	Н	Н	CA	

WRITE

TheWRITEcommandisusedtoinitiateaburstWRITEaccesstoanACTIVErow.ThevalueontheBA[2:0]inputsselectsthebank.Thevalueon inputA10determineswhetherornotAUTOPRECHARGEisused.ThevalueoninputA12(ifenabledintheMODEREGISTER[MR])whenthe WRITE command is issued, determines whether BC4 (chop) or BL8 is used. The WRITE command summary is shown in Table 62.

Table 59: \	Table 59: Write Command Summary													
			Cł	(E										
Function		5	Prev ymbol	Next Cycle	Cycle	(CS\	RAS\	CAS\	WE	\ B <i>A</i>	[2:0]	An	A 12
	BL8MRS BC4MRS	WR	ŀ	1	L	Н	L	L	BA	RFU	V	L	CA	
WRITE	BC4OTF	WRS4	ŀ	1	L	Н	L	L	BA	RFU	L	L	CA	
	BL8OTF	WRS8	ŀ	1	L	Н	L	L	BA	RFU	Н	L	CA	
	BL8MRS BC4MRS	WRAP	ŀ	1	L	Н	L	L	BA	RFU	V	Н	CA	
WRITE with AUTO	BC4OTF	WRAPS4	ŀ	1	L	Н	L	L	BA	RFU	L	Н	CA	
PRECHARGE	BL8OTF	WRAPS8	ŀ	1	L	Н	L	L	ВА	RFU	Н	Н	CA	




PRECHARGE

The PRECHARGE command is used to DEACTIVATE the open row in a particular bank or in all banks. The bank(s) are available for a subsequentrowaccessataspecifiedtime(tRP)afterthePRECHARGE command is issued, except in the case of concurrent AUTO PRE-CHARGE.AREADorWRITEcommandtoadifferentbankisallowed duringconcurrentAUTOPRECHARGEaslongasitdoesnotinterrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is recharged. Inputs BA[2:0]selectthebank;otherwise,BA[2:0]aretreatedas"Don'tCare". After a bank is PRECHARGED, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.APRECHARGEcommandistreatedasaNOPifthereisnoopen row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the PRECHARGE period is determined by the last PRECHARGE command issued to the bank.

REFRESH

REFRESHis used during normal operation of the SDRAM and is an alogousto CAS\-before RAS\(CBR) refreshor AUTOREFRESH. This command is non-persistent, so it must be issued each time a REFRESH is required. The addressing is generated by the internal REFRESH command. The SDRAM requires REFRESH cycles at an average interval of 7.8 μ s (maximum when TA \leq 85 °C or 3.9 μ s MAX when TA \leq 95 °C). The REFRESH period begins when the REFRESH command is registered and ends t RFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute REFRESH interval is provided. A maximum of eight REFRESH commands can be posted to any given SDRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is ninetimes the maximum average interval refresh rate. SELFREFRESH may be entered with up to eight REFRESH commands being posted. After exiting SELF REFRESH (when entered with posted REFRESH commands) additional posting of REFRESH commands is allowed to the extent the maximum number of cumulative posted REFRESH commands (both preand post SELF REFRESH) does not exceed eight REFRESH commands.



STACKED Technologies Incorporated





SELF REFRESH

The SELFREFRESH command is used to retain data in the SDRAM, even if the rest of the system is powered down. When in the SELFREFRESH mode, the SDRAM retains data without external clocking. The SELFREFRESH mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELFREFRESH mode under certain conditions:

- Vss< VREFDQ< VDD is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit time requirements are met.

DLL DISABLE MODE

If the DLL is disabled by the MODEREGISTER (MR1[0] can be switched during initialization or later), the SDRAM is targeted, but not guaranteed to operate similarly to the NORMAL mode with a few important exceptions:


- The SDRAM supports only one value of CAS latency (CL=6) and one value of CAS WRITE latency (CWL=6).
- DLLDISABLE mode affects the READ data clock-to-data strobe relationship ([†]DQSCK), but not the READ data-to-data strobe relationship ([†]DQSQ, [†]QH). Special attention is needed to line the READ data up with the controller time domain when the DLL is disabled.
- In NORMAL operation (DLLon), [†]DQSCK starts from the rising clock edge AL+CL cycles after the READ command. In DLL DISABLE mode, [†]DQSCK starts AL=CL-1 cycles after the READ command. Additionally, with the DLL disabled, the value of [†]DQSCK could be larger than [†]CK.

The ODT feature is not supported during DLL DISABLE mode (including dynamic ODT). The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT_NORM MR1[9,6,2] and RTT_WR MR2[10,9] to "0" while in DLL DISABLE mode.

Specific steps must be followed to switch between the DLL enable and DLL DISABLE modes due to a gap in the allowed clock rates between the two modes (t CK[AVG]MAX and t CK[DLL DISABLE] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during SELFREFRESH mode. Thus, the required procedure for switching from the DLLENABLE to DLLDISABLE mode is to change frequency curing self refresh (see Figure 34):

StartingfromtheIDLEstate(allbanksarePRECHARGED, alltimingsarefulfilled, ODTisturnedoff, and RTT_NOM and RTT_






A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 44 on page 99).

- 1.Startingfromtheidlestate(allbanksareprecharged, alltimingsarefulfilled, ODTisturnedoff, and RTT_NOMand RTT_WR are High-Z), enter self refresh mode.
- 2. After ^tCKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for t CKSRX. After t XS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to "0" to enable the DLL. Wait t MRD, then set MR0[8] to "1" to enable DLL RESET.
- 4. After another ^tMRD delay is satisfied, then update the remaining mode registers with the appropriate values.
- 5.The DRAM will be ready for its next command in the DLL enable mode after the greater of [†]MRD or [†]MOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of [†]DLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met as well.






The clock frequency range for the DLL disable mode is specified by the parameter t CKDLL_DIS. Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (†DQSCK) but not the data strobe to data relationship (†DQSQ, †QH). Special attention is needed to the controller time domain.

Compared to the DLL on mode where tDQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode tDQSCK starts AL + CL - 1 cycles after the READ command (see Figure 45 on page 100).

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.






INPUT CLOCK FREQUENCY CHANGE

When the DRAM is initialized, it requires the clock to be stable during most NORMAL states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate except what is allowed for by the clock jitter and spread spectrum clocking (SSC) specifications.

 $The input clock frequency can be changed from one stable clock rate to another under two conditions: SELFREFRESH mode and PRECHARGE power-downmode. Outside of these two modes, it is illegal to change the clock frequency. For the SELFREFRESH mode condition, when the DDR3SDRAM has been successfully placed into SELFREFRESH mode and $^tCKS_{RE}$ has been satisfied, the state of the clock becomes a "Don't Care", changing the clock frequency is permissible, provided the new clock frequency is stable prior to $^tCKS_{RE}$. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the SELFREFRESH entry and exit specifications must still be met.$

The PRECHARGE power-down mode condition is when the DRAM is in PRECHARGE power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT_NOM and RTT_WR must be disabled via MR1 and MR2. This ensures RTT_NOM and RTT_WR are in an off state prior to entering PRECHARGE power-down mode while maintaining CKE at a logic LOW. A minimum of [†]CKS remust occur after CKE goes LOW before the clock frequency can change. The input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed/temperature grade ([†]CK [AVG] MIN to [†]CK [AVG] MAX) device. During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM, [†]CKSRX before PRECHARGE power-down may be exited. After PRECHARGE power-down is exited and [†]XP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT_NOM and RTT_WR must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency (period). This process is depicted in Figure 37.






- exact requirements).
- If the RTT_NOM feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW ensuring RTT is in an off state. If the RTT_NOM feature was disabled in the mode register prior to entering precharge power-down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.



WRITE LEVELING

For better signal integrity, DDR3 SDRAM memory sub-system designs have adopted use of fly-by topology for the commands, addresses, control signals and clocks. WRITE leveling is a scheme for the memory controller to de-skew the DQSx strobe (DQSx, DQSx) to CK relationship at the SDRAM with a simple feedback feature provided it by the DDR3 SDRAM itself. WRITE leveling is generally used as part of the initialization process, if required. For NORMAL SDRAM operation, this feature must be disabled. This is the only SDRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQs function as outputs (to report the stat of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the WRITE leveling procedure must have adjustable delay setting on its DQS strobe to align the rising edge of DQS to the clock at the SDRAMpins. This is accomplished when the SDRAM as ynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from "0" to "1" is detected. The DQS delay established through this procedure helps ensure [†]DQSS, [†]DSS, and [†]DSH specifications in systems that use fly by topology by de-skewing the trace length mismatch. A







WRITE LEVELING

When WRITE leveling is enabled, the rising edge of DQS samples CK and the rime DQ outputs the sampled CK's status. The prime DQ for each of the (4) words contained in the HiMOD is DQ0 for the low byte, DQ8 for the high byte. It outputs the status of CK sampled by DQSx and DQSx. All other DQs(DQ[7:1], DQ[15:9] for the low word, DQ[23:17], DQ[31:25] for the next word, DQ[39:33], DQ[47:41] for the next and DQ[55:49], DQ[63:57] for the HIGH word) continue to drive LOW. Two prime DQ on each of the (4) words contained in the HiMOD allow each byte lane to be leveled independently.

WRITE LEVELING PROCEDURE


 $A memory controller initiates the DRAMWRITE Leveling mode by setting the MR1[7] to a "1", assuming the other programmable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the WRITE Leveling mode going from a "HIGH-Z" state to an undefined driving state so the DQ bus should not be driven. During WRITE Leveling mode, only the NOP and DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to a "1". The memory controller may assert ODT after a tMOD delay as the SDRAM will be ready to process the ODTL on delay (WL-2$^tCK), provided it does not violate the aforementioned tMOD delay requirement.$

The memory controller may drive DQSx, LOW and DQSx\, HIGH after tWLDQSEN has been satisfied. The controller may begin to toggle DQSx, DQSx after tWLMRD (one DQSx toggle is DQSs transitioning from a LOW state to a HIGH state with DQSx\transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTL on and tAON must be satisfied at least one clock prior to DQS toggling.

After tWLMRD and DQSLOW preamble (tWPRE) have been satisfied, the memory controller may provide either a single DQSx toggle or multiple DQSx toggles to sample CK for a given DQSx to CK skew. Each DQS toggle must not violate tDQSL (MIN) and tDQSH (MIN) specifications. DQSL (MAX) and tDQSH (MAX) specifications are not applicable during WRITE leveling mode. The DQSx must be able to distinguish the CK's rising edge within tWLS and tWLH. The prime DQ will output the CK's status asynchronously from the associated DQSx rising edge CK capture within tWLO. The remaining DQs that always drive LOW when DQS is toggling must be LOW within tWLOE after the first tWLO is satisfied (the prime DQs going LOW). As previously noted, DQSx is an input and not an output during this process. Figure 39 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will likely sample each applicable prime DQ state and determine whether to increment or decrement it DQS delay setting. After the memory controller performs enough DQSx toggles to detect the CK's "0-1" transition, the memory controller should lock the DQS delay set-






WRITE LEVELING EXIT MODE

Afterthedevice has been WRITE leveled, the controller must exit from WRITE Leveling mode before the NORMAL mode can be used. Figure 40 depicts a general procedure in exiting WRITE Leveling. After the last rising DQS (capturing a "1" at T0), the memory controller should stop driving the DQS signals after \(^1\text{WLO}(MAX)\) delay plus enough delay to enable the memory controller to capture the applicable prime DQS tate (at –Tb0). The DQ balls become undefined when DQS no longer remains LOW and they remain undefined until \(^1\text{MOD}\) after the MRS command (at Te1).

The ODT input should be deasserted LOW such that ODTL off (MIN) expires after the DQSx is no longer driving LOW. When ODT LOW satisfies [†]IS, ODT must be kept LOW (at –Tb0) until the SDRAM is ready for either another rank to be leveled or until the NORMAL mode can be used. After DQS termination is switched off, WRITE level mode should be disabled via the MRS command (atTA2). After [†]MOD is satisfied (atTe1), any valid command may be registered by the SDRAM. Some MRS commands may be issued after [†]MRD (at Td1).







OPERATIONS

Initialization

The following sequence is required for power up and initialization, as shown in Figure 41.

1. Applypower.RESET\isrecommendedtobebelow0.2xVDDQduringpowerramptoensuretheoutputsremaindisabled(HIGH-Z) and ODT off (RTT is also HIGH-Z). All other inputs, including ODT may be undefined.

During power up, either of the following conditions may exist and must be met:


Condition A:

- VDD and VDDQ are driven from a single power source and are ramped with a maximum delta voltage between them of ΔV≤300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than VDD, VDDQ, Vss and VssQ must be less than or equal to VDDQ and VDD on one side and must be greater than or equal to VssQ and Vss on the other side.
- Both VDD and VDDQ power supplies ramp to VDD (MIN) and VDDQ (MIN) within ^tVDDPR=200ms.
- Both VDD and VDDQ power supplies ramp to VDD (MIN) and VDDQ (MIN) within ^tVDDPR=200ms.
- VREFDQ tracks VDD x 0.5, VREFCA tracks VDD x 0.5.
- VTT is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, ^tVTD should be greater than or equal to zero to avoid device latchup.

Condition B:

- VDD may be applied before or at the same time as VDDQ.
- VDDQ may be applied before or at the same time as VTT, VREFDQ and VREFCA.
- No slope reversals are allowed in the power supply ramp for this condition.
- 2. Untilstablepower, maintain RESET\LOW to ensure the outputs remain disabled (HIGH-Z). After the power is stable, RESET\must be LOW for at least 200 µs to be gin the initialization process. ODT will remain in the HIGH-Z state while RESET\ is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET\ transitioning HIGH.
- 4. After RESET\ transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- AfterthisCKELOWtime,CKEmaybebroughtHIGH(synchronously)andonlyNOPorDEScommandsmaybeissued.Theclockmust bepresentandvalidforatleast10ns(andaminimumoffiveclocks)andODTmustbedrivenLOWatleasttlSpriortoCKEbeingregisteredHIGH.WhenCKEisregisteredHIGH,itmustbecontinuouslyregisteredHIGHuntilthefullinitializationprocessiscomplete.
- AfterCKEisregisteredHIGHandafter^tXPRhasbeensatisfied, MRScommandsmaybeissued. IssueanMRS(LOADMODE)command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. IssueandMRScommandtoMR0withtheapplicable settings, including a DLLRESET command. †DLLK (512) cycles of clock input are required to lock the DLL.








MODE REGISTERS

Mode registers (MR0-MR3) are used to define various modes of programmable operation of the DRAM. Amode register is programmed via the MODE REGISTER SET (MRS) command during initialization and it retains the stored information (except for MR0[8] which is self-clearing) until it is either reprogrammed, RESET\ goes LOW, or until the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. If the user chooses to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.


TheMRScommandcanonlybeissued(orre-issued)whenallbanksareidleandinthePRECHARGEDstate([†]RPissatisfiedandnodataburstsarein progress). After an MRS command has been issued, two parameters must be satisfied: [†]MRD and [†]MOD.

The controller must wait ^tMRD before initiating any subsequent MRS commands (see Figure 42).



The controller must also wait the ODbefore initiating any nonMRS commands (excluding NOP and DES), as shown in Figure 52 on page 110. The DRAM requires the MOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until the OD has been satisfied, the updated features are to be assumed unavailable.





MODE REGISTER 0 (MR0)

The base register, MR0 is used to define various DDR3 iMOD modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, WRITE recovery and PRECHARGE power-down mode, as shown in Figure 44.



MODE REGISTER 0 (MR0)

BURST TYPE

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3], as shown in Figure 44. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 60. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleaved address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.

BURST LENGTH

Burstlengthisdefined by MR0[1:0] (see Figure 44). READ and WRITE accesses to the DDR3SDRAMIMOD are burst-oriented, with the burst length being programmable to "4" (chop mode). "8" (fixed burst), or selectable using A12 during a READ/WRITE command (on the fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to "01" during a READ/WRITE command, if A12=0, then BC4 (chop) mode is selected. If A12=1, then BL8 mode is selected. Specific timing diagrams, and turn around between READ/WRITE are shown in the READ/WRITE sections of this document.

WhenaREADorWRITEcommandisissued, ablock of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to "4" and by A[i:3] when the burst length is set to "8" (where Ai is the most significant column address bit for a given starting location within the block. The programmed burst length applies to both READ and WRITE bursts.






Table 60:	BURST ORDER				
		Starting Column	Burst Typ	e (Decimal)	
Burst Length	Read/Write	Address (A[2,1,0])	Type = Sequential	Type = Interleaved	Notes
		0 0 0	0,1,2,3,Z,Z,Z,Z	0,1,2,3,Z,Z,Z,Z	1,2
		0 0 1	1,2,3,0,Z,Z,Z,Z	1,0,3,2,Z,Z,Z,Z	1,2
		0 1 0	2,3,0,1,Z,Z,Z,Z	2,3,0,1,Z,Z,Z,Z	1,2
		0 1 1	3,0,1,2,Z,Z,Z,Z	3,2,1,0,Z,Z,Z,Z	1,2
4 CHOP	READ	100	4,5,6,7,Z,Z,Z,Z	4,5,6,7,Z,Z,Z,Z	1,2
		1 0 1	5,6,7,4,Z,Z,Z,Z	5,4,7,6,Z,Z,Z,Z	1,2
		1 1 0	6,7,4,5,Z,Z,Z,Z	6,7,4,5,Z,Z,Z,Z	1,2
		111	7,4,5,6,Z,Z,Z,Z	7,6,5,4,Z,Z,Z,Z	1,2
		0 V V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,3,4
	WRITE	1 V V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,3,4
		0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1
		0 0 1	1,2.3,0,5,6,7,4	1,0,3,2,5,4,7,6	1
		0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	1
8	READ	0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	1
		100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	1
		1 0 1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	1
		110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	1
		111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	1
	WRITE	VVV	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1,3

NOTES:

- Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
- Z = Data and Strobe output drivers in tri-state.
- 3. X="Don't Care"

DLL RESET

 $\label{eq:decomposition} DLLRESET is defined by MR0[8] (see Figure 44). Programming MR0[8] to "1" activates the DLLRESET function. MR0[8] is self-clearing, meaning it returns to a value of "0" after the DLL RESET function has been initiated.$

Anytime the DLL RESET function has been initiated, CKE must be HIGH and the clock held stable for 512 ($^t\!DLLK$) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications such as $^t\!DQSCK$ timings.

WRITE RECOVERY

WRITERECOVERY time is defined by MR0[11:9] (see Figure 44). WRITE RECOVERY values of 5,6,7,8,10 or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of WRITE RECOVERY and is calculated by dividing tWR (ns) by tCK (ns) and rounding up a non-integer value to the next integer: WR (cycles)=round up (tWR [ns] tCK [ns]).




PRECHARGE POWER-DOWN (PRECHARGE PD)

The PRECHARGE PD bit applies only when PRECHARGE power-down mode is being used. When MR0[12] is set to "0", the DLL is off during PRECHARGE power-down providing a lower stand by current mode; however, [†]XPDLL must be satisfied when exiting. When MR0[12] is set to "1", the DLL continues to runduring PRECHARGE power-down mode to enable a faster exit of PRECHARGE power-down mode; however, [†]XP must be satisfied when exiting (see Power-Down mode).

CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 44. CAS latency is the delay, as measured in clock cycles, between the internal READ command and the availability of the first bit of valid output data. The CL can be set to 5,6,8, or 10. DDR3 SDRAM iMODs do not support half-clock latencies.

 $\label{lem:examples of CL=6} Examples of CL=6 and CL=8 are shown in Figure 45 (below). If an internal READ command is registered at clock edgen, and the CAS latency is m clocks, the data will be available nominally coincident with clock edgen+m. Table 46 indicates the CLs supported at available operating frequencies.$






MODE REGISTER 1 (MR1)

The MODE REGISTER1 (MR1) controls additional functions and features not available in the other mode registers; QOFF (OUTPUTDISABLE), DLL ENABLE/DLLDISABLE, RTT_NOM value (ODT), WRITELEVELING, POSTED CASADDITIVE latency, and OUTPUTDRIVESTRENGTH. These functions are controlled via the bits shown in Figure 46 below. The MR1 register is programmed via the MR5 command and retains the stored information until it is reprogrammed, until RESET\goes LOW (true), or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided the operation is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters [†]MRD and [†]MOD before initiating a subsequent operation.







DLL ENABLE/DLL DISABLE

The DLL may be enabled or disabled by programming MR1[0] during the LOADMODE command, as shown in Figure 46 (previous page). The DLL must be enabled for NORMAL operation. DLL ENABLE is required during power-up initialization and upon returning to NORMAL operation after having DISABLED the DLL for the purpose of debugging or evaluation. ENABLING the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering SELFREFRESH mode, the DLL is automatically DISABLED when entering SELFREFRESH operation and is automatically RE-ENABLED and RESET upon exit of SELFREFRESH. If the DLL is DISABLED prior to entering SELFREFRESH, the DLL remains DISABLED even upon exit of the SELFREFRESH operation until it has been RE-ENABLED and RESET.

The DRAM is not tested for compliance with NORMAL mode timings or functionality when the DLL is disabled. An attempt has been made for the DRAM to operate in the NORMAL mode whenever possible when the DLL is disabled; however, by industry standards, the following exceptions have been observed, defined and listed:

- 1. ODT is NOT ALLOWED to be used
- 2. The OUTPUT DATA is no longer edge-aligned to the clock
- 3. CL and CWL can only be six clocks

When the DLL is DISABLED, timing and functionality can vary from the NORMAL operational specifications when the DLL is enabled. DISABLING the DLL also implies the need to change the clock frequency.

OUTPUT DRIVE STRENGTH

The DRAM uses a programmable impedance output buffer. The drive strengthmoderegistersettingisdefinedby MR1[5:1], RZQ/7(34 Ω [NOM]) is the primary output driver impedance setting for the device. To calibrate the output driver impedance, and external precision resistor (RZQ) is connected between the ZQ ball and VssQ. The value of the resistor is $240\Omega\pm1\%$.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation and all data sheet timings and current specifications are met during an update.

To meet the 34Ω specification, the output drive strength must be set to 34Ω during initialization. To obtain a calibrated output driver impedance after power-up, the device needs a calibration command that is part of the initialization and reset procedure.

OUTPUT ENABLE/DISABLE

The OUTPUTENABLE function is defined by MR1[12], as shown in Figure 46. When enabled (MR1[12]=0), all outputs (DQx, DQSx, DQSx\) are tristated. The output DISABLE feature is intended to be used during IDD characterization of the READ current and during TDQSSWRITELEVELING only.

ON-DIE TERMINATION (ODT)

ODTresistanceRTT_NOMisdefinedbyMR1[9,6,2](seeFigure46).TheRTT termination value applies to the DQx, DMx, DQSx and QSx\. The DDR3 device architecture supports multiple RTT termination values based on RZQ/n where n can be 3,4,6,8 or 12 and RZQ is 240 Ω .

Unlike DDR2, DDR3 ODT must be turned off prior to READING data out and must remain off during READ burst. RTT_NOM termination is allowed any time after the DRAM is initialized, calibrated, and not performing READ accesses, or in SELFREFRESH mode. Additionally, WRITE accesses with dynamic ODT enabled (RTT_WR) temporarily replaces RTT_NOM with RTT_WR.

The actual effective termination, RTT_EFF, may be different from the RTT targeted value due to non-linearity of the termination. For RTT_EFF values and calculations, see the ON-DIETERMINATION (ODT) description later in this DS.

The ODT feature is designed to improve signal integrity of the memory device by enabling the DDR3SDRAM controller to independently turn ON/OFF ODT for any or all devices in the end designs array. The ODT input control pin is used to determine when RTT is turned on (ODTLon) and off (ODTLoff), assuming ODT has been ENABLED via MR1[9,6,2].

Timings for ODT are detailed in the "ON-DIE Termination (ODT)" description

WRITE LEVELING

TheWRITELEVELINGfunctionisenabledbyMR1[7],asshowninFigure46, WRITELEVELINGisused(duringinitialization)tode-skewtheDQSxstrobe to clock offset for fly-by topology designs. For signal integrity, some end use designs of multiple devices adopted fly-by topology for the commands, addresses, control signals and clocks.


The fly-by topology benefits from a reduced number of stubs and their lengths, however, fly-by topology induces flight time skew between the clock and DQSx strobe (and DQx) at each device in the array. Controllers will have a difficult time maintaining tDQSS, tDSS and tDSH specifications without supporting WRITELEVELING in systems which usefly-bytopology based designs. WRITELEVELING timing and detailed operation information is provided in "WRITE LEVELING.



POSTED CAS ADDITIVE LATENCY (AL)

ALissupported to make the command and databusefficient for sustainable bandwidths in DDR3 SRAMs. MR1[4,3] define the value of AL (see Figure 46). MR1[4,3] enables the user to program the DDR3 SDRAM with an AL=0, CL-1, or CL-2.


With this feature, the DDR3SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to † RCD(MIN). The only restriction is ACTIVATE to READ or WRITE + AL \geq † RCD(MIN) must be satisfied. Assuming † RCD(MIN) = CL, a typical application using this feature, sets AL=CL-1 † CK= † RCD(MIN-1 † CK. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAMiMOD device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL=AL+CL, WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL=AL+CWL (see "MODE REGISTER2 (MR2))". Examples of READ and WRITE latencies are shown in Figure 47 and Figure 49.





MODE REGISTER 2 (MR2)


The MODE REGISTER2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTOSELFREFRESH (ASR), SELFREFRESH TEMPERATURE (SRT) and DYNAMICODT (RTT_WR). These functions are controlled via the bits shown in Figure 48. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided that the operation has been performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait for the specified time [†]MRD and [†]MOD before initiating a subsequent operation.





CAS WRITE LATENCY (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal WRITE to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 48). The overall WRITE LATENCY (WL) is equal to CWL+AL (see Figure 46).



AUTO SELF REFRESH (ASR)

ModeregisterMR2[6]isusedtoDISABLE/ENABLEtheASRfunction.

When ASR is DISABLED, the SELFREFRESH mode's REFRESH rate is assumed to be at the normal 85°C limit (commonly referred to as the 1XREFRESH rate). In the DISABLED mode, ASR requires the user to ensure the SDRAM never exceeds a TAO f85°C while in SELFREFRESH unless the user enables the SRT feature listed below, supporting an elevated temp up to +95°C while in SELFREFRESH.

The standard SELFREFRESH current test specifies test conditions to normal ambient temperature (85°C) only, meaning if ASR is enabled, the standard SELFREFRESH current specification does not apply (see the "EXTENDED TEMPERATUREUS AGE" description later in this DS).

SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to DISABLE/ENABLE the SRT function. When SRT is Disabled, the SELFREFRESH mode's refresh rate is assumed to be at the normal 85°C limit. In the DISABLED mode, SRT requires the user to ensure the SDRAM never exceeds the TA limit of 85°C while in SELF REFRESH mode unless the user enables ASR.

When SRT is enabled, the SDRAM SELFREFRESH is changed internally from 1X to 2X, regardless of the ambient temperature (TA). This enables the user to operate the SDRAM beyond the standard 85°C limit up to the optional extended temperature range of +95°C while in SELF

REFRESHmode.ThestandardSELFREFRESHcurrenttestspecifiestest conditionstonormalambienttemperature (85°C) only, meaning if SRT is enabled, the standard SELFREFRESH current specifications do not apply.

SRT vs. ASR

If the normal ambient temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be DISABLED throughout operation. If the extended temperature option is used, the user is required to provide a 2X refresh rate during (manual) refresh for Extended temp devices or 3X refresh rate for Mil-temp devices. SRT and ASR should be enabled for automatic REFRESH services on all devices used in temperature environments $\leq 95^{\circ}\text{C}$

SRTforcestheSDRAMtoswitchtheinternalSELFREFRESHratefrom 1X to 2X. SELF REFRESH is performed at 2X regardless of TA.

ASRautomaticallyswitchestheSDRAM'sinternalSELFREFRESHrate from 1X to 2X, however, while in SELFREFRESH mode, ASR enables the REFRESH rate automatically adjust between 1X and 2X REFRESH rate over the supported temperature range. One other disadvantage with ASR is the SDRAM cannot always switch from a 1X to a 2X refresh rate at an exact ambient Temperature of 85°C. Although the SDRAM will support data integrity when it switches from a 1X to 2X rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary at one instant in time, SRT and ASR cannot be simultaneously enabled.



DYNAMIC ODT


The dynamic ODT (RTT_WR) feature is defined by MR2[10,9]. Dynamic ODT is enabled when a value is selected. This new DDR3 feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination "on-the-fly".

 $With dynamic ODT(RTT_WR) when beginning a WRITE burst and subsequently switches back to ODT(RTT_WR) is enabled: ODTLCNW, ODTLCNW4, ODTLCNW* ODTLCNW* ODTH4, ODTH8 and $^tADC.$

DynamicODTisonlyapplicableduringWRITEcycles,IfODT(RTT_NOM)isdisabled,dynamicODT(RTT_WR)isstillpermitted.RTT_NOMandRTT_WR can be used independent of one another. DynamicODT is not available during WRITELEVELING mode, regardless of the state of ODT (RTT_NOM). For details on ODT operation, refer to the "On-Die-Termination (ODT)" section.

MODE REGISTER (MR3)

The mode register 3 (MR3) controls additional functions and features not available via MR0, MR1 or MR2. Currently defined as the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 50. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided the programming of the MR3 has been performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait the specified time [†]MRD and [†]MOD before initiating a subsequent operation.






MULTIPURPOSE REGISTER (MPR)

The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 51.

If MR3[2] is a "0", then the MPR access is disabled and the SDRAM operates in normal mode. However, if MR3[2] is a "1", then SDRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0,1]. If MR3[0,1] is equal to "00", then a predefined read pattern for system calibration is selected.

Toenable the MPR, the MRS command is issued to MR3 and MR3[2]=1 (see Table 61). Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and ^tRP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued is defined by MR3[1:0] when MPR is enabled (see Table 62). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2]=0). POWER-DOWN, SELFREFRESH and any other NONREAD or RDAP command is not allowed. The RESET function is supported during MPR enable mode.

FIGURE 51 - MULTIPURPOSE REGISTER (MPR) BLOCK DIAGRAM



NOTES:

- 1. A predefined data pattern can be read out of the MPR with an external READ command.
- MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.



TABLE 61: BURST ORDER								
MR3[2] MPR	MR3[1:0] MPR READ Function	Function						
0	"Don't Care"	Normal Operation, no MPR transaction. All subsequent READs come from						
		the SDRAM memory array. All subsequent WRITEs go to the SDRAM						
		memory array.						
1	A[1:0] (See Table 67)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1						
		and 2.						

MPR FUNCTIONAL DESCRIPTION

The MPRJEDEC definition allows for either a prime DQ0 for lower byte and DQ8 for the upper byte of each of the (4) words contained in the LDI iMOD, to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable. This providing the DLL is locked as required.

MPR addressing for a valid MPR READ is as follows:

- A[1:0] must be set to "00" as the burst order is fixed per nibble
- A2 selects the burst order
 - BL8, A2 is set to "0", and the burst order is fixed to 0,1,2,3,4,5,6,7
- For burst chop 4 cases, the burst order is switched on the nibble base and:
 - A2=0: burst order =0,1,2,3
 - A2=1: burst order =4,5,6,7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- · A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0



MPR REGISTER ADDRESS DEFINITIONS and BURSTING ORDER


The MPR currently supports a single data format. This data format is a predefined READ pattern for system calibration. The predefined pattern is always a repeating 0-1 bit pattern.

Examples of the different type of predefined READ pattern bursts are shown in Figures 52, 53, and 54.

TABLE 62:	BURST OR	DER			
MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	00	READ predefined pattern for	BL8	000	Burst Order: 0,1,2,3,4,5,6,7
		system calibration			Predefined pattern: 0,1,0,1,0,1,0,1
			BC4	000	Burst Order: 0,1,2,3
					Predefined pattern: 0,1,0,1
			BC4	100	Burst Order: 4,5,6,7
					Predefined pattern: 0,1,0,1
1	01	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	10	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	11	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a




Figure 52 - MPR System Read Calibration with BL8: Fixed Burst Order Single Readout



Notes: 1. READ with BL8 either by MRS or OTF. 2. Memory controller must drive 0 on A[2:0].



Figure 53 - MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout



-. ~;



Figure 54 - MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble







Figure 55 - MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble





MPR READ PREDEFINED PATTERN

The predetermined READ calibration pattern is a fixed pattern of 0,1,0,1,0,1,0,1. The following is an example of using the READ out predetermined READ calibration pattern. The example is to perform multiple READS from the MULTIPURPOSE REGISTER (MPR) in order to do system level READ timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the READ calibration:

- Precharge all banks
- After TRP is satisfied, set MRS, MR3[2]=1 and MR3[1:0]=00. This redirects all subsequent READs and Loads the predefined pattern into the MPR. As soon as TMRD and TMOD are satisfied, the MPR is available.
- Data WRITE operations are not allowed until the MPR returns to the normal SDRAM state
- Issue a READ with burst order information (all other address pins are "Don't Care"):
 - A[1:0] = 00 (data burst order is fixed starting at nibble)
 - A2 = 0 (for BL8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12 = 1 (use BL8)
- After RL = AL + CL, the SDRAM bursts out the predefined READ calibration pattern (0,1,0,1,0,1)
- The memory controller repeats the calibration READs until READ data capture at the memory controller is optimized
- AfterthelastMPRREADburstandafter^tMPRRhasbeensatisfied,issueMRS,MR3[2]=0andMR3[1:0]="Don'tCare"tothenormal SDRAM state. All subsequent READ and WRITE accesses will be regular READS and WRITES from/to the SDRAM array
- When[†]MRDand[†]MODaresatisfiedfromthelastMRS,theregularSDRAMcommands(suchasACTIVATEaMemorybankforregular READ or WRITE access) are permitted

MODE REGISTER SET (MRS)

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determines which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- •BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (${}^{t}RP$ is satisfied and no data bursts are in progress). The controller must wait the specified time ${}^{t}MRD$ before initiating a subsequent operation such as an ACTIVATE command. There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by ${}^{t}MOD$. Both ${}^{t}MRD$ and ${}^{t}MOD$ parameters are shown in Figure 42 and 43. Violating either of these requirements will result in unspecified operation.

ZQ CALIBRATION

 $The ZQCALIBRATION command is used to calibrate the DRAM output drivers (RON) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated 240 <math display="inline">\Omega$ (±1%) external resistor is connected from the SDRAM's ZQ ball to VssQ.


SDRAMsneedalongertimetocalibrate RONandODTatpowerup INITIALIZATIONandSELFREFRESHexitandarelatively shortertimetoperform periodiccalibrations. The DRAMdefinestwo ZQCALIBRATION commands: ZQCALIBRATIONLONG (ZQCL) and ZQCALIBRATIONSHORT (ZQCS). An example of ZQ CALIBRATION timing is shown in Figure 56.

AllbanksmustbePRECHARGEDand[†]RPmustbemetbeforeZQCLorZQCScommandscanbeissuedtotheSDRAM.Nootheractivities(otherthan anotherZQCLorZQCScommandmaybeissuedtotheSDRAM)canbeperformedontheSDRAMarraybythecontrollerforthedurationof[†]ZQINITor [†]ZQOPER.ThequiettimeontheSDRAMarrayhelpsaccuratelycalibrateRONandODT.AfterDRAMcalibrationisachieved,theSDRAMshoulddisable the ZQ ball's current consumption path to reduce overall power usage.

ZQCALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon SELFREFRESHexit, an explicit ZQCL is required if ZQCALIBRATION is desired.

 $Indual rank system designs that share the ZQ resistor between devices, the controller must not allow overlap of {}^t\!ZQINT, {}^t\!ZQOPER or {}^t\!ZQCS between ranks.$





ACTIVATE

Before any READ or WRITE commands can be issued to a bank within the DRAM, a ROW in that bank must be opened (ACTIVATED). This is accomplished via the ACTIVATE command, which selects both the BANK and the ROW to be ACTIVATED.


 $After a ROW is opened with an ACTIVATE command, a READ or WRITE command may be issued to that ROW, subject to the {}^{\dagger}RCD specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to {}^{\dagger}RCD (MIN). In this operation, the SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to {}^{\dagger}RCD (MIN) (see "POSTED CASADDITIVE LATENCY (AL)). {}^{\dagger}RCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which the READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.$


When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to [†]CCD (MIN).

AsubsequentACTIVATEcommandtoadifferentROWinthesameBANKcanonlybeissuedafterthepreviousACTIVEROWhasbeenclosed(PRE-CHARGED). The minimum time interval between successive ACTIVATE commands to the same BANK is defined by [†]RC.

 $A subsequent ACTIVATE command to another BANK can be issued while the first BANK is being accessed, which results in a reduction of total ROW-ACCESS overhead. The minimum time interval between successive ACTIVATE commands may be issued in a given <math>^{\dagger}FAW$ (MIN) period, and the $^{\dagger}RRD$










READ

READburstsareinitiated with a READ command. The starting COLUMN and BANK addresses are provided with the READ command and AUTO PRECHARGE is either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled, the ROW being accessed is automatically PRECHARGE the completion of the burst sequence. If AUTO PRECHARGE is disabled, the ROW will be left open after the completion of the burst.

 $During READ bursts, the valid data out element from the starting column address is available at READ LATENCY (RL) clocks later. RL is defined as the sum of POSTED CASADDITIVE LATENCY (AL) and CASLATENCY (CL) (RL=AL+CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK\). Figure 59 shows an example of RL based on a CL setting of 8 as well as AL=0.$



DQSx and DQSx\is driven by the DRAM along with the output data. The initial LOW state on DQSx and HIGH state on DQSx\, is known as the READ preamble († RPRE). The LOW state on DQSx and the HIGH state on DQSx\, coincident with the last data-out element, is known as the READ postamble († RPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ will go HIGH-Z. A detailed explanation of † DQSQ (valid data-out skew), † QH (data-out window hold), and the valid data window are depicted in Figure 71. A detailed explanation of † DQSCK (DQS transition skew to CK) is also depicted in Figure 71.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. ThenewREAD command should be issued tCCD cycles after the first READ command. This is shown for BL8 in Figure 60. If BC4 is enabled, tCCD must still be met which will cause a gap in the data output, as shown in Figure 61. Nonconsecutive READ data is reflected in Figure 62. DDR3SDRAMs do not allow interrupting or truncating any READ burst.


Datafromany READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 63. To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is RL+ $^{t}\text{CCD}-\text{WL}+2^{t}\text{CK}.$

A READ burst may be followed by a PRECHARGE command to the same bankprovided AUTOPRECHARGE is not ACTIVATED. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called \$^{\text{HTP}}(\text{READ-to-PRECHARGE})\$. \$^{\text{HTPstartsALcycles}}\$ later than the READ command. Examples for BL8 are shown in Figure 65 and BC4 in Figure 66. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until \$^{\text{HP}} is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10isHIGHwhenaREADcommandisissued, the READwith AUTOPRECHARGE function is engaged. The SDRAM starts an AUTOPRECHARGE operation on the rising edge which is AL + $^{\rm t}$ RTP cycles after the READ command. The DRAM supports a $^{\rm t}$ RAS lockout feature (see Figure 68). If $^{\rm t}$ RAS (MIN) is not satisfied at the edge, the starting point of the AUTO PRECHARGE operation will be delayed until $^{\rm t}$ RAS (MIN) is satisfied. In case the internal PRECHARGE operation is pushed out by $^{\rm t}$ RTP, $^{\rm t}$ RP starts at the point at which the internal PRECHARGE happens. The time from READ with AUTOPRECHARGE to the next ACTIVATE command the same bank is AL + ($^{\rm t}$ RTP + $^{\rm t}$ RP)*, where "*" means rounded up to the next integer. In any event, internal RECHARGE does not start earlier than four clocks after the last 8n-bit prefetch.



Figure 60 - Consecutive READ Bursts (BL8)



The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4. NOP commands are shown for ease of illustration; other commands may be valid at these times.

DO n (or b) = data-out from column (or column b). BL8, RL = 5 (CL = 5, AL = 0). Si Si 4

RL = 5 (CL = 5, AL = 0).



Figure 61 - Consecutive READ Bursts (BC4)







Figure 62 - Nonconsecutive READ Bursts




AL = 0, RL = 8. t. 9. 6. 4. Notes:

DO n (or b) = data-out from column n (or column b). Seven subsequent elements of data-out appear in the programmed order following DOn. Seven subsequent elements of data-out appear in the programmed order following DOb.



Figure 63 - READ (BL8) to WRITE (BL8)



STACKED Technologies Incorporated



Figure 64 - READ (BC4) to WRITE (BC4) OTF







Figure 65 - READ to PRECHARGE (BL8)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6. ۲,

DO n = data-out from column, DIb = data-in for column b. ε. 4.

BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



Figure 66 - READ to PRECHARGE (BC4)






Figure 67 - READ to PRECHARGE (AL = 5, CL = 6)







Figure 68 - READ with Auto Precharge (AL = 4, CL = 6)







READ

A DQSx to DQ output timing is shown in Figure 69. The DQ transitions between valid data outputs must be within [†]DQSQ of the crossing point of DQSx and DQSx\. DQS must also maintain a minimum HIGH and LOW time of [†]QSH and [†]QSL. Prior to the READ preamble, the DQ balls will either be floating or terminated depending on the status of the ODT signal.


 $Figure 70 shows the strobe-to-clock timing during a READ. The crossing point DQSx, DQSx \setminus the transition with \pm^t DQSCK of the clock crossing point. The data out has no timing relationship to clock, only to DQS, as shown in Figure 70.$

Figure 70 also shows the READ preamble and postamble. Normally, both DQSx and DQSx\are HIGH-Z to save power (VDDQ). Prior to data output from the SDRAM, DQSx is driven LOW and DQSx\ driven HIGH for ^tRPRE. This is known as the READ preamble.

 $The READ postamble, {}^{t}RPST, is one half clock from the last L[U]DQSx, L[U]DQSx \backslash transition. During the READ postamble, DQSx is driven LOW and DQSx \backslash driven HIGH. When complete, the DQ will either be disabled or will continue terminating depending on the state of the ODT signal. Figure 75 demonstrates how to measure {}^{t}RPST.$



Figure 69 - Data Output Timing - tDQSQ and Data Valid Window



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.

3. DO n = data-out from column n.

4. BL8, RL = 5 (AL = 0, CL = 5).

5. Output timings are referenced to VccQ/2 and DLL on and locked.

6. ^tDQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to clock.

Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.





OUTPUT TIMING

 $\label{eq:local_total_$



Figure 70 - Data Strobe Timing - READs








Figure 71 - Method for Calculating tLZ and tHZ



 t HZ (DQS), t HZ (DQ) end point = 2 × T1 - T2





 ^{t}LZ (DQS), ^{t}LZ (DQ) begin point = 2 × T1 - T2

Notes:


- 1. Within a burst, the rising strobe edge is not necessarily fixed at ^tDQSCK (MIN) or ^tDQSCK (MAX). Instead, the rising strobe edge can vary between ^tDQSCK (MIN) and ^tDQSCK (MAX).
- 2. The DQS high pulse width is defined by ^tQSH, and the DQS low pulse width is defined by ^tQSL. Likewise, ^tLZ (DQS) MIN and ^tHZ (DQS) MIN are not tied to ^tDQSCK (MIN) (early strobe case) and ^tLZ (DQS) MAX and ^tHZ (DQS) MAX are not tied to ^tDQSCK (MAX) (late strobe case); however, they tend to track one another.
- 3. The minimum pulse width of the READ preamble is defined by ^tRPRE (MIN). The minimum pulse width of the READ postamble is defined by ^tRPST (MIN).


















WRITE

WRITE bursts are initiated with a WRITE command. The starting COLUMN and BANK addresses are provided with the WRITE command, and AUTO PRECHARGE is selected, the ROW being accessed will be PRECHARGED at the end of WRITE burst. If AUTO PRECHARGE is not selected, the ROW will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 76 though Figure 84, AUTO PRECHARGE is disabled.

DuringWRITEbursts, the first valid data-in element is registered on a rising edge of DQSx following the WRITELATENCY (WL) clocks later and subsequent data elements will be registered on successive edges of DQSx. WRITELATENCY (WL) is defined as the sum of POSTED CASADDITIVE LATENCY (AL) and CASWRITELATENCY (CWL): WL=AL+CWL. The values of AL and CWL are programmed in the MR-and MR2 registers, respectively. Prior to the first valid DQSx edge, a full cycle is needed (including a dummy crossover of DQSx, DQSx\) and specified as the WRITE preamble shown in Figure 76. The half cycle on DQSx following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQSx is WL clocks \pm^{\dagger} DQSS. Figure 77 through Figure 84 show the nominal case where † DQSS = 0ns; however, Figure 76 includes † DQSS (MIN) and † DQSS (MAX) cases.


Datamaybe masked from completing a WRITE using data mask. The mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain HIGH-Z and any additional input data will be ignored.

DataforanyWRITEburstmay be concatenated with a subsequentWRITE command to provide a continuous flow of input data. The newWRITE command can be [†]CCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figures 77 and 78 show concatenated bursts. An example of nonconsecutive WRITES is shown in Figure 79.

Data for any WRITE burst may be followed by a subsequent READ command after ^tWTR has been met (see Figures 80, 81 and 82).







STACKED Technologies Incorporated


ends when DQS no longer drives LOW and DQS# no longer drives HIGH.

















FIGURE 81 - WRITE TO READ (BC4 MODE REGISTER SETTING)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

Don't Care

Indicates a Break i Time Scale

WTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.


The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0. დ 4 დ

DI n = data-in for column n.

BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).



FIGURE 82 - WRITE (BC4 OTF) TO READ (BC4 OTF)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:


^tWTR controls the WRITE-to -READ delay to the same device and starts after ^tBL.


The BC4 OTF setting is activated by MR0[1:0] = 01 and A 12 = 0 during the WRITE command at T0 and the READ command

4. 3.


DI n = data-in for column n. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).











DQ INPUT TIMING


Figure 76 shows the strobe to clock timing during a WRITE. DQSx, DQSx\musttransitionwithin0.25[†]CKoftheclocktransitionsaslimited by [†]DQSS. All data and data mask setup and hold timings are measured relative to the DQSx, DQSx\crossings, not the clock crossing.

 $The WRITE preamble and postamble are also shown. One clock prior to data input to the SDRAM, DQSx must be HIGH and DQSx must be LOW. Then for a half clock, DQSx is driven LOW (DQSx \is driven HIGH) during the WRITE preamble. \\ ^tWPRE, likewise, DQSx must be kept LOW. \\$

by the memory controller after the last data is written to the SDRAM during the WRITE postamble, tWPST.

Data setup and hold times are shown in Figure 86. All setup and hold times are measured from the crossing points of DQSx and DQSx\. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by ${}^t\!DQSH$ and ${}^t\!DQSL$.







PRECHARGE

InputA10determines whether one bank or all banks are to be PRECHARGED and in the case where only one bank is to be precharged, inputs BA[2:0] select the array BANK.

When all banks are to be PRECHARGED, inputs BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the IDLE State and must be ACTIVATED prior to any READ or WRITE commands being issued.

SELF REFRESH

The SELFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disable dupon entering SELFRESH and is automatically enabled and reset upon exiting SELFRESH. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid level supon entry/exit and during SELFRESH mode operation. VREFDQ may float or not drive VDDQ/2 while in the SELFRESH mode under certain conditions:

- Vss<VREFDQ<VDD is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit timing requirements are met


The SDRAM must be idle with all BANKS in the PRECHARGE state (†RPissatisfied and no bursts are in progress) before a SELFREFRESHentry command can be issued. ODT must also be turned off before SELFREFRESHentry by registering the ODT ball LOW prior to the SELFREFRESHentry command (see "On-Die Termination (ODT) for timing requirements). If RTT_NOM and RTT_WRare disabled in the mode registers, ODT can be a "Don't Care". After the SELF REFRESH entry command is registered, CKE must be held LOW to keep the SDRAM in SELF REFRESH mode.

AftertheSDRAMhasenteredSELFREFRESHmode,allexternalcontrolsignals,exceptCKEandRESET\,become"Don'tCare".TheSDRAMinitiatesa minimum of one REFRESH command internally within the ^tCKE period when it enters SELF REFRESH mode.

 $The requirements for entering and exiting SELFREFRESH mode depend on the state of the clock during SELFREFRESH mode. First and foremost, the clock must be stable (meeting {}^tCKspecifications) when SELFREFRESH mode is entered. If the clock remains stable and the frequency in not altered while in SELFREFRESH mode, then the SDRAM is allowed to exit SELFREFRESH after {}^tCKSR is satisfied (CKE is allowed to transition HIGH {}^tCKSR later than when CKE was registered LOW). Since the clock remains stable in SELFREFRESH mode (no frequency change), {}^tCKSRE and {}^tCKSRX$ are not required. However, if the clock is altered during SELFREFRESH mode, then {}^tCKSRE and {}^tCKSRX must be satisfied brior to altering the clock's frequency. Prior to exiting SELFREFRESH, {}^tCKSRX must be satisfied prior to registering CKEHIGH.

When CKE is HIGH during SELFREFRESHexit, NOP or DES must be issued for [†]XS time. [†]XS is required for the completion of any internal REFRESH that is already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. [†]XS is also the earliest time that a SELFRESH re-entry may occur (see Figure 87). Before a command requiring a locked DLL can be applied, a ZQCL command must be issued.





Notes:

- 1. The clock must be valid and stable meeting ^tCK specifications at least ^tCKSRE after entering self refresh mode, and at least ^tCKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then ^tCKSRE and ^tCKSRX do not apply; however, ^tCKESR must be satisfied prior to exiting at SRX.
- 2. ODT must be disabled and RTT off prior to entering self refresh at state T1. If both RTT_NOM and RTT_WR are disabled in the mode registers, ODT can be a "Don't Care."
- ${\it 3. \ Self\ refresh\ entry\ (SRE)\ is\ synchronous\ via\ a\ REFRESH\ command\ with\ CKE\ LOW.}$
- A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
- 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
- 6. ^tXS is required before any commands not requiring a locked DLL.
- 7. ^tXSDLL is required before any commands requiring a locked DLL.
- The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, ¹RP must be met, and no data bursts can be in progress.
- Self refresh exit is asynchronous; however, ^tXS and ^tXSDLL timings start at the first rising clock edge where CKE HIGH satisfies ^tISXR at Tc1.^tCKSRX timing is also measured so that ^tISXR is satisfied at Tc1.



EXTENDED TEMPERATURE USAGE

 $The module supports the optional extended temperature range up to $\le 95^{\circ}$C while supporting SELFREFRESH/AUTOREFRESH and support TA temperatures $> 95^{\circ}$C \le 125^{\circ}$C with MANUAL REFRESH only. When using SELFREFRESH/AUTOREFRESH and the ambient temperature is $> 85^{\circ}$C, SRT and ASR options must be used.}$

TheextendedrangetemperaturerangeDRAMmustbeREFRESHEDexternallyat2Xanytimetheambienttemperatureis>85°C.TheexternalREFRESHINGrequirementisaccomplishedbyreducingtheREFRESHPERIODfrom64msto32ms.SELFREFRESHmoderequirestheuseofASRorSRTtosupport the extended temperature.

TABLE 63: SELF REFRESH TEMPERATURE AND AUTO SELF REFRESH DESCRIPTION							
Field	MR2 Bits	Description					
Self Refresh To	emperature (S	RT)					
SRT	7	If ASR is disabled (MR2[6]=0), SRT must be programmed to indicate ^t OPER during SELF REFRESH; * MR2[7] = 0: Normal operating temperature range (0°C to ≤ 85°C) * MR2[7] = 1: Extended operating temperature range (>85°C to ≤ 105°C) If ASR is enabled (MR2[7]=1), SRT must be set to 0, even if the extended temperature range is supported. *MR2[7]=0: SRT is disabled.					
Auto Self Refresh (ASR)							
for all supp		When ASR is enabled, the SDRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values) *MR2[6]=1: ASR is enabled (M7 must = 0)					
		When ASR is not enabled, the SRT bit must be programmed to indicate ^t OPER during SELF REFRESH operation. *MR2[6]=0: ASR is disabled, must use manual SELF REFRESH (SRT)					

Table 64: SELF REFRESH Mode Summary								
MR2[6]	MR2[7]		Permitted Operating Temperature					
(ASR)	(SRT)	SELF REFRESH Operation	Range for Self Refresh Mode					
0	0	SELF REFRESH Mode is supported in the normal temperature range.	Normal (0°C to 85°C)					
0	1	SELF REFRESH Mode is supported in normal and extended (≤ 95°C MAX)	Normal and extended (0°C to 95°C)					
		temperature ranges; When SRT is enabled, it increases self refresh power						
		consumption.						
1	0	Self refresh mode is supported in normal and extended temperature ranges;	Normal and extended (0°C to 95°C)					
		Self refresh power consumption may be temperature-dependent.						
1	1	Illegal.						

POWER-DOWN MODE

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while either an MRS, MPR, ZQCAL, READorWRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations are in progress. However, the POWER-DOWN IDD specifications are not applicable until such operations have been completed. Depending on the previous SDRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 65). Timing diagrams detailing the different POWER-DOWN mode entry and exits are shown in Figure 88 through Figure 97.



TABLE 65: COMMAND TO POWER-DOWN ENTRY PARAMETERS							
SDRAM Status	Last Command prior to CKE Low ¹	Parameter (MIN)	Parameter Value	Figure			
Idle or Active	ACTIVATE	^t ACTPDEN	1 ^t CK	Figure 95			
Idle or Active	PRECHARGE	^t PRPDEN	1 ^t CK	Figure 96			
Active	READ or READAP	^t RDPDEN	RL + 4 ^t CK + 1 ^t CK	Figure 91			
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	^t WRPDEN	WL + 4 ^t CK + ^t WR/ ^t CK	Figure 92			
Active	WRITE: BC4MRS		WL + 2 ^t CK + ^t WR/ ^t CK	Figure 92			
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	^t WRAPDEN	WL + 4 ^t CK + WR + 1 ^t CK	Figure 93			
Active	WRITEAP: BC4MRS		WL + 2 ^t CK + WR + 1 ^t CK	Figure 93			
Idle	REFRESH	^t REFPDEN	1 ^t CK	Figure 94			
POWER-DOWN	REFRESH	†XPDLL	Greater of 10 ^t CK or 24ns	Figure 98			
Idle	MODE REGISTER SET	^t MRSPDEN	^t MOD	Figure 97			

Entering POWER-DOWN moded is ables the input and output buffers, excluding CK, CK\, ODT, CKE and RESET\. NOP or DES commands are required until ¹CPDED has been satisfied, at which time all specified input/output buffers will be disabled. The DLL should be in a locked state when POWER-DOWN is entered for the fastest mode timing. If the DLL is not locked during the POWER-DOWN entry, the DLL must be reset after exiting POWER-DOWN for proper READ operation as well as synchronous ODT operation.

During POWER-DOWNentry, if any bank remains open after all in-progress commands are complete, the SDRAM will be in ACTIVE POWER-DOWN. If all banks are closed after all in-progress commands are complete, the SDRAM will be in PRECHARGE POWER-DOWN mode or fast EXIT mode. When entering PRECHARGE POWER-DOWN, the DLL is turned off in slow exit mode or kept on in fast EXIT mode.


The DLL remains on when entering ACTIVE POWER-DOWN as well. ODT has special timing constraints when slow EXIT mode, PRECHARGE POWER-DOWN is enabled and entered. Refer to "Asynchronous ODT Mode" for detailed ODT usage requirements in slow EXIT mode PRECHARGE POWER-DOWN. A summary of the two POWER-DOWN modes is listed in Table 66.


While in either POWER-DOWN state, CKE is held LOW, RESET\is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other inputsignals are a "Don't Care". If RESET\goes LOW during POWER-DOWN, the SDRAM will switch out of POWER-DOWN and go into the RESET state. After CKE is registered LOW, CKE must remain LOW until PD (MIN) has been satisfied. The maximum time allowed for POWER-DOWN duration is PD (MAX) (9 x tREFI).

The POWER-DOWN states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until CKE has been satisfied. A valid, executable command may be applied after POWER-DOWN EXITLATENCY, XP, XPDLL have been satisfied. A summary of the POWER-DOWN modes is listed in Table 66.


Table 66: POWER-DOWN Modes									
SDRAM State	MR1[12]	DLL State	POWER-DOWN exit	Relevant Parameters					
ACTIVE (any bank open)	"Don't Care"	ON	FAST	^t XP to any other valid COMMAND					
	1	ON	FAST	^t XP to any other valid COMMAND					
PRECHARGE (all banks PRECHARGED)	0	OFF	SLOW	^t XDLL to COMMANDS that require the DLL to be locked (READ, RDAP, ODT ON). ^t XP to any other valid COMMAND.					












































RESET

 $The RESET signal (RESET \) is an asynchronous signal that triggers any time it drops LOW. There are no restrictions about when it can go LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. There are no restrictions about when it can go LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. There are no restrictions about when it can go LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. There are no restrictions about when it can go LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal that triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers and triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers and triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers and triggers and triggers and triggers and triggers any time it drops LOW. After RESET \) is an asynchronous signal triggers and triggers an$







ON-DIE TERMINATION (ODT)

ODT is a feature that enables the SDRAM to enable/disable on-die termination resistance for each DQ, DQSx, DQSx, DQSx, DQSx \and DMx for the four words contained in LDI's DDR3 iMOD.

The ODT feature is designed to improve signal integrity of the memory array/sub-system by allowing the memory controller to independently turn on or off the DRAMS internal termination resistance for any grouping of DRAM devices. The ODT feature is not supported during DLL disable mode. A simple functional representation of the ODT feature is shown in Figure 100. The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

FIGURE 100 - ON-DIE TERMINATION To other circuitry such as RCV, Switch DQ, DQS, DQS, DQS#, DM

FUNCTIONAL REPRESENTATION OF ODT

The value of RTT (ODT termination value) is determined by the settings of several mode register bits (see Table 70). The ODT ball is ignored while in SELFREFRESH mode (must be turned off prior to SELFREFRESH entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous modes (when the DLL is off during PRECHARGE POWER-DOWN or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during WRITEs and provides OTF switching from no RTT or RTT_NOM to RTT_WR.

The actual effective termination, RTT_EFF may be different from the RTT targeted due to nonlinearity of the termination. For RTT_EFF values and calculations, see "ODT Characteristics".

NOMINAL ODT

ODT(NOM) is the base termination resistance for each applicable ball, enabled or disabled via MR1[9,6,2] (see Figure 46), and it is turned on or off via the ODT ball.

TABLE 67: POWER-DOWN Modes					
MR1[9,6,2]	ODT Pin	SDRAM Termination State	SDRAM State	Notes	
000	0	RTT_NOM disabled, ODT OFF	Any valid	1,2	
000	1	RTT_NOM disabled, ODT ON	Any valid except SELF REFRESH, READ	1,3	
000-101	0	RTT_NOM enabled, ODT OFF	Any valid	1,2	
000-101	1	RTT_NOM enabled, ODT ON	Any valid except SELF REFRESH, READ	1,3	
110 and 111	X	RTT_NOM reserved, ODT ON or OFF	Illegal		

NOTES:

- 1. Assumes dynamic ODT is disabled.
- ODT is enabled and active during most WRITES for proper termination, but it is not illegal to have it off during WRITES.
- ODT must be disabled during READs. The RTT_NOM value is restricted during WRITES. Dynamic ODT is applicable if enabled.



NOMINAL ODT

Nominal ODT resistance RTT_NOM is defined by MR1[9,6,2], as shown in Figure 46. The RTT_NOM termination value applies to the output pins previously mentioned. DDR3SDRAMiMODs support multiple RTT_NOM values based on RZQ/nwheren can be 2,4,6,8 or 12 and RZQ is 240 $\Omega\pm1\%$. RTT_NOM termination is allowed any time after the SDRAM is initialized, calibrated and not performing READ accesses or when it is not in SELF REFRESH mode.

WRITEaccessusesRTT_NOMiddynamicODT(RTT_WR)isdisabled.lfRTT_NOMisusedduringWRITEs,onlyRZQ/2,RZQ/4andRZQ/6areallowed(see Table 66). ODT timings are summarized in Table 68, as well as, listed in Table 47.

Table 68	Table 68: ODT Parameter					
				Definition for		
Symbol	Description	Begins at	Defined to	All DDR3 bins	Units	
ODTL ON	ODT synchronous turn on delay	ODT registered HIGH	RTT_ON ± ^t AON	CWL + AL - 2	^t CK	
ODTL OFF	ODT synchronous turn off delay	ODT registered HIGH	RTT_ON ± ^t AOF	CWL + AL - 2	^t CK	
^t AONPD	ODT asynchronous on delay	ODT registered HIGH	RTT_ON	1-9	ns	
^t AOFFPD	ODT asynchronous on delay	ODT registered HIGH	RTT_OFF	1-9	ns	
ODTH4	ODT minimum HIGH time after ODT assertion	ODT registered HIGH or WRITE	ODT registered LOW	4 ^t CK	^t CK	
	or WRITE (BC4)	registration with ODT HIGH				
ODTH8	ODT minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	6 ^t CK	^t CK	
†AON	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 47	ps	
^t AOF	ODT turn-off relative to ODTL off completion	Completion of ODTL off	RTT_OFF	0.5 ^t CK ± 0.2 ^t CK	^t CK	

DYNAMIC ODT

In certain applications, to further enhance signal integrity on the data bus, it is desirable that the termination strength, be changed without issuing an MRS command, essentially changing the ODT termination resistance on the-fly. With dynamic ODT (RTT_WR) enabled, the SDRAMs witches from nominal ODT (RTT_NOM) to dynamic ODT when beginning a WRITE burst and subsequently switches back to nominal ODT at the completion of the WRITE burst sequence. This requirement and the supporting DYNAMIC ODT feature of the DDR3 SDRAM makes it feasible and is described in further detail below:

DYNAMIC ODT FUNCTIONAL DESCRIPTION:

The dynamic ODT mode is enabled if either MR2[9] or mR2[10] is set to "1". Dynamic ODT is not supported during DLL disable mode, so RTT_WR must be disabled. The dynamic ODT function is described, as follows:

- Two RTT values are available RTT_NOM and RTT_WR:
 - The value of RTT_NOM is preselected via MR1[9,6,2]
 - The value for RTT_WR is preselected via MR2[10,9]
- During SDRAM operations without READ or WRITE commands, the termination is controlled as follows:
 - Termination ON/OFF timing is controlled via the ODT ball and LATENCIES ODTI on and ODTL off
 - Nominal termination strength RTT_NOM is used
- WhenaWRITEcommand(WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered and if dynamic ODT is enabled, the ODT termination is controlled as follows:
 - A latency of ODTLCNW after the WRITE command: termination strength RTT_NOM switches to RTT_WR
 - ALatencyofODTLCWN8(forBL8,fixedorOTF)orODTLCWN4(forBC4,fixedorOTF)aftertheWRITEcommand:termination strength RTT_WR switches back to RTT_NOM
 - ON/OFF termination timing is controlled via the ODT ball and determined by ODTL on, ODTL off, ODTH4 and ODTH8.
 - During the ^tADC transition window, the value of RTT is undefined

ODT is constrained during WRITEs and when dynamic ODT is enabled (see Table 69).




TABLE 69	Table 69: DYNAMIC ODT Specific Parameters						
				Definition for			
Symbol	Description	В	egins at Defined	toAll DDR3 bins			
ODTL	Change from RTT_NOM to RTT_WR	WRITE registration	RTT switched from RTT_NOM to RTT_WR	WL - 2	^t CK		
ODTL _{CWN4}	Change from RTT_WR to RTT_NOM (BC4)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	4 ^t CK + ODTL OFF	^t CK		
ODTL _{CWN8}	Change from RTT_WR to RTT_NOM (BL8)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	6 ^t CK + ODTL OFF	^t CK		
^t ADC	RTT change skew	ODTL _{cnw}	R⊤⊤ trans complete	0.5 ^t CK ± 0.2 ^t CK	^t CK		


TABLE 7	TABLE 70: MODE REGISTERS FOR RTT_NOM				
MI	R1(RTT_NOI	VI)			
М9	М6	M	2 RTT_NOM (R	ZQ) RTT	_NOM(Ohms)
0	0	0	Off	Off	n/a
0	0	1	RZQ/4	60	SELF REFRESH
0	1	0	RZQ/2	120	
0	1	1	RZQ/6	40	
1	0	0	RZQ/12	20	SELF REFRESH, WRITE
1	0	1	RZQ/8	30	
1	1	0	Reserved	Reserved	n/a
1	1	1	Reserved	Reserved	n/a

TABLE 71:	TABLE 71: MODE REGISTERS FOR RTT_WR					
MR1(R	rτ_NOM)					
M10	M2	RTT_NOM (RZQ)	Rтт_			
0	0	Dynamic ODT OFF: WRITE	E does not affect R⊤T_NOM			
0	1	RZQ/4	60			
1	0	RZQ/2	120			
1	1	Reserved	Reserved			
n/a	n/a	n/a	n/a			
n/a	n/a	n/a	n/a			
n/a	n/a	n/a	n/a			
n/a	n/a	n/a	n/a			


TABLE 72: TIMING DIAGRAMS FOR DYNAMIC ODT				
Figure	Title			
Figure 101 Dynamic ODT: ODT asserted before and after the WRITE, BC4				
Figure 102	Figure 102 Dynamic ODT: Without WRITE command			
Figure 103 Dynamic ODT: ODT pin asserted together with WRITE command for 6 CK cycles, BL8				
Figure 104 Dynamic ODT: ODT pin asserted with WRITE command for 6 CK cycles, BC4				
Figure 105	Figure 105 Dynamic ODT: ODT pin asserted with WRITE command for 4 CK cycles, BC4			



















SYNCHRONOUS ODT MODE

Synchronous ODT is selected whenever the DLL is turned on and lockedwhileRTT_NOMorRTT_WRisenabled.BasedonthePOWER-DOWN definition, these modes are:

- Any bank ACTIVE with CKE HIGH
- REFRESH mode with CKE HIGH
- DLE mode with CKE HIGH
- ACTIVE POWER-DOWN mode (regardless of MR0[12])
- PRÈCHARGEPOWER-DOWNmodeifDLLisenabled during PRECHARGE POWER-DOWN by MR0[12]

ODT LATENCY AND POSTED ODT

In synchronous ODT mode, RTT turns on ODTL on clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTL off clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by $^t\!AON$ and $^t\!AOF$ around each clock edge (seeTable73).TheODTLATENCYistiedtotheWRITELATENCY(WL)by ODTL on =WL-2 and ODTL off = WL-2.

SinceWRITELATENCY is made upof CASWRITELATENCY (CWL) and ADDITIVE LATENCY (AL), the AL value programmed into the mode register MR1[4,3], also applies to the ODT signal. The SDRAM's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTL on = CWL + AL - 2 and ODTL off = CWL + AL - 2.




SYNCHRONOUS ODT TIMING PARAMETERS


Synchronous ODT mode uses the following timing parameters: ODTL on, ODTLoff, ODTH4, ODTH8, t AON and t AOF (see Table 73 and Figure 106). The minimum RTT turn-on time (t AON [MIN]) is the point at which the device leaves HIGH-A and ODT resistance begins to turn on. Maximum RTT turn-on time (t AON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTL on. The minimum RTT turn-off time (t AOF [min]) is the point at which the device starts to turn-off ODT resistance. Maximum RTT turn-off time (t AOF [MAX]) is the point at which ODT has reached HIGH-Z. Both are measured from ODTL off.

When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the SDRAM with ODTHIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 107). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

Table 7	Table 73: SYNCHRONOUS ODT Parameters						
Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units		
ODTL ON	ODT synchronous TURN-ON delay	ODT registered HIGH	RTT_ON ± ^t AON	CWL + AL - 2	^t CK		
ODTL OFF	ODT synchronous TURN-OFF delay	ODT registered HIGH	RTT_OFF ± ^t AOF	CWL + AL - 2	^t CK		
ODTH4	ODT Minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH, or WRITE registration with ODT HIGH	ODT registered LOW	4 ^t cK	^t CK		
ODTH8	ODT Minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	6 ^t cK	†CK		
^t AON	ODT TURN-ON relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 47	ps		
^t AOF	ODT TURN-OFF relative to ODTL off completion	Completion of ODTL off	RTT_OFF	0.5 ^t cK ± 0.2 ^t cK	†CK		








ODT OFF DURING READS

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW. RTT may not be enabled until the end of the postamble as shown in Figure 108.





ASYNCHRONOUS ODT MODE

AsynchronousODTmodeisavailablewhentheSDRAMrunsinDLLONmodeandwheneitherRTT_NOMorRTT_WRisenabled;however,theDLLis temporarilyturnedoffinPRECHARGEDPOWER-DOWNstandbyviaMR0[12].Additionally,ODToperatesasynchronouslywhentheDLLissynchronizing after being RESET. See "POWER-DOWN MODE" for definition and guidance over POWER-DOWN details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls RTT by analog time. The timing parameters [†]AONPD and [†]AOFPD (see Table 74) replace ODTL on/[†]AON and ODTL off/[†]AOF respectively, when ODT operates asynchronously (see Figure 109).

 $The minimum RTT turn-on time ({}^tAONPD[MIN]) is the point at which the device termination circuit leaves HIGH-Z and ODT resistance begins to turn-on. Maximum RTT turn-on time ({}^tAONPD[MAX]) is the point at which ODT resistance is fully on. {}^tAONPD (MIN) and {}^tAONPD (MAX) are measured from ODT being sampled HIGH. \\$

The minimum RTT turn-off time (t AOFPD [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum RTT turn-offtime (t AOFPD[MAX]) is the point at which ODT has reached HIGH-Z. t AOFPD (MIN) and t AOFPD (MAX) are measured from ODT being sampled LOW.




TABLE 74: ASYNCHRONOUS ODT TIMING PARAMETERS FOR ALL SPEED BINS					
Symbol	Description	MIN	MAX	Units	
^t AON _{PD}	Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL off)	2	8.5	ns	
^t AOF _{PD}	Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL off)	2	8.5	ns	



SYNCHRONOUS TO ASYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN ENTRY)

 $The reisatran sition period around POWER-DOWNENTRY (PDE) where the SDRAM's ODT may exhibite ither synchronous or rasynchronous behavior. This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by the setting of MR0 [12] = 0. POWER-DOWN entry begins $^tANPD prior to CKE first being registered LOW and it ends when CLE is first registered LOW. <math>^tANPD$ is equal to the greater of ODTL off + 1^tCK or ODTL on + 1^tCK . If a REFRESH command has been issued, and it is in progress when CKE goes LOW, POWER-DOWN entry will end tRFC after the REFRESH command rather than when CKE is first registered LOW. POWER-DOWN ENTRY will then become the greater of tANPD and tRFC - REFRESH command to CKE registered LOW.


 $ODT assertion during POWER-DOWNENTRY results in an RTT change as early as the lesser of {}^tAONPD (MIN) and ODTL on x {}^tCK + {}^tAON (MIN) or a slate as the greater of {}^tAONPD (MAX) and ODTL on x {}^tCK + {}^tAON (MAX). ODT de-assertion during POWER-DOWNENTRY may result in an RTT change as early as the lesser of {}^tAOFPD (MIN) and ODTL off x {}^tCK + {}^tAOF (MIN) or a slate as the greater of {}^tAOFPD (MAX) and ODTL off x {}^tCK + {}^tAOF (MAX). Table 75 summarizes these parameters.$

If the AL has a large value, the uncertainty of the state of RTT becomes quite large. This is because ODTL on and ODTL off are derived from the WL and WL is equal to CWL + AL. Figure 110 shows three different cases;

- ODT_A: Synchronous behavior before ^tANPD
- ODT_B: ODT state changes during the transition period with t AONPD (MIN) less than ODTL on x^t CK + t AON (MIN) and t AONPD (MAX) greater than ODTL on x^t CK + t AON (MAX)
- ODT_C: ODT state changes after the transition period with asynchronous behavior

TABLE 75: ODT PARAMETERS FOR POWER-DOWN (DLL OFF) ENTRY AND EXIT TRANSITION PERIOD				
Description	MIN	MAX		
POWER-DOWN entry transition period (POWER-DOWN entry)	Greater of: tAN _{PD} or tRFC	- REFRESH to CKE LOW		
POWER-DOWN entry transition (POWER-DOWN exit) †AN _{PD +} †XPDLL		XPDLL		
ODT to RTT TURN-ON delay (ODTL on = WL - 2)	Lesser of: ^t AN _{PD} (MIN) [1ns] or ODL on x ^t CK + ^t AON (MIN)	Lesser of: ^t AN _{PD} (MIN) [1ns] or ODL on x ^t CK + ^t AON (MIN)		
ODT to RTT TURN-OFF delay (ODTL off = WL - 2)	Lesser of: ^t AOF _{PD} (MIN) [1ns] or ODL off x ^t CK + ^t AOF (MIN)	Lesser of: ${}^{t}AOF_{PD}$ (MIN) [1ns] or ODL off x ${}^{t}CK + {}^{t}AOF$ (MIN)		
^t AN _{PD}	WL - 1 (Greater of ODTL	off + 1 or ODTL on + 1)		





ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN EXIT)

The SDRAM's ODT may exhibite ithe rasynchronous or synchronous behavior during POWER-DOWNEXIT (PDX). This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by setting MR0[12] to "0". POWER-DOWN exit begins [†]ANPD prior to CKE first being registered HIGH and it ends [†]XPDLL after CKE is first registered HIGH. [†]ANPD is equal to the greater of ODTL off + 1 [†]CK or ODTL on + 1 [†]CK. The transition period is [†]ANPD plus [†]XPDLL.


 $ODT assertion during POWER-DOWN exit results in an RTT change as early as the lesser of {}^tAONPD (MIN) and ODTL on x {}^tCK + {}^tAON (MIN) or as late as the greater of {}^tAONPD (MAX) and ODTL on x {}^tCK + {}^tAON (MAX). ODT de-assertion during POWER-DOWN EXIT may result in an RTT change as early as the lesser of tAOFPD (MIN) and OFTL off x {}^tCK + tAOF (MIN) or as late as the greater of tAOFPD (MAX) and ODTL off x {}^tCK + tAOF (MAX). Table 75 summarizes these parameters. \\$

If the AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTL on and ODTL off are derived from the WL, and the WL is equal to CWL + AL. Figure 111 shows three different cases.

- ODT C: Asynchronous behavior before [†]ANPD
- ODTB:ODTstatechangesduringthetransitionperiodwith[†]AOFPD(MIN)lessthanODTLoffx[†]CK+[†]AOF(MIN)andODTLoffx[†]CK
- + tAOF (MAX) greater than tAOFPD (MAX)
- ODT A: ODT state changes after the transition period with synchronous response



FIGURE 111 - ASYNCHRONOUS TO SYNCHRONOUS TRANSITION DURING PRECHARGE POWER-DOWN (DLL OFF) EXIT




les: 1. CL = 6; AL = CL - 1; CWL = 5; ODTL off = WL - 2 = 8.




ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (SHORT CKE PULSE)

If the time in the PRECHARGE POWERDOWN or IDLE states is very short (short CKELOW pules), the POWER-DOWNENTRY and POWER-DOWNEXIT transition periods will overlap. When overlap occurs, the response of the SDRAM's RTT to a change in the ODT state may be synchronous or a synchronous from the start of the POWER-DOWNENTRY transition period to the end of the POWER-DOWNEXIT transition period even if the ENTRY period ends later than the EXIT period. (see Figure 112).

If the time in the idle state is very short (short CKEHIGH pulse), the POWER-DOWN EXIT and POWER-DOWN ENTRY transition period so verlap. When this overlap occurs, the response of the SDRAM'S RTT to a change in the ODT state may be synchronous or a synchronous from the start of the POWER-DOWN EXIT transition period to the end of the POWER-DOWN ENTRY transition period (see Figure 113).









Revision	REVISION HISTORY			
Revision	Ву	Issue Date	Description Of Change	
А	BV	06.06.2015	INITIATE	

STACKED Technologies Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. STACKED Technologies does not assume any liability arising out of the application or use of any product or circuit described herein. In no event shall any liability exceed the product purchase price. STACKED Technologies believes the information contained herein is accurate, however it is not liable for inadvertent errors. Information subject to change without notice. STACKED Technologies assumes no liability for use of its products in mission critical or life support applications. Products of STACKED Technologies are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with STACKED Technologies. Furthermore, STACKED Technologies does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user.