

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FEATURES

- ❑ Wide Word DD3 SDRAM Module
- ❑ Configuration:
 - Two Channels: 64Meg x 32 x 8 banks x 2 Channels
 - Can be used as: 64Meg x 64 x 8 banks x 1 Channel
 - $V_{DD}=V_{DDQ}=1.35V$
 - Backward compatible to 1.5V applications
 - Center-terminated I/O
 - JEDEC standard ball pinout
 - 16mm x 22mm x 1.7mm Package w/ 273balls
 - Matrix ball pitch: 1.0mm
- ❑ Space saving footprint
- ❑ Thermally enhanced, Impedance matched, integrated packaging
- ❑ Differential, bi-directional data strobe
- ❑ 8n-bit prefetch architecture
- ❑ 8 internal banks (per word, 4 words integrated in package)
- ❑ Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals.
- ❑ Programmable CAS (READ) latency (CL): 9, 11 and 13
- ❑ CAS (WRITE) latency (CWL): 9, 11, and 13
- ❑ Fixed burst length (BL) of 8 and burst chop (BC) of 4
- ❑ Selectable BC4 or BL8 on-the-fly (OTF)
- ❑ Self/Auto Refresh modes
- ❑ Temperature Compensated Refresh
- ❑ Operating Temperature Range (ambient temp=TA)
 - Industrial: -40°C to 85°C supporting Self & Auto Refresh
 - Extended: -40°C to 105°C; manual Refresh only
 - Mil-Temp: -55°C to 125°C; manual Refresh only
- ❑ Clocking frequencies: 667, 800, 900 MHz
- ❑ Transfer Rates: 1333, 1600, 1866 Mbps
- ❑ Write leveling
- ❑ Output Driver Calibration

Benefits


- ❑ Board area savings with surface mount friendly pitch (1.0mm)
- ❑ Reduced interconnect routing
- ❑ Reduced trace lengths due to the highly integrated, impedance matched packaging
- ❑ Thermally enhanced packaging technology allow silicon integration without performance degradation due to power dissipation (heat)
- ❑ High TCE organic laminate interposer for improved glass stability over a wide operating temperature
- ❑ Suitability of use in High Reliability applications requiring Mil-temp, non-hermetic device operation

**Note: This product and/or its specifications are subject to change without notice. Latest document should be retrieved from STACKED prior to your design consideration.*

HiMOD Part Information

ORDER NUMBER	SPEED GRADE	PKG FOOTPRINT	I/O	PITCH	PKG
ST9D3512M32DBG2x107	DDR3-1866	16mm x 22mm	273	1.0mm	BG1
ST9D3512M32DBG2x125	DDR3-1600				
ST9D3512M32DBG2x15	DDR3-1333				


HiMOD
Highly Performance Highly Integrated Module

FEATURES
FIGURE 1 - HiMOD PART NUMBERS


Note: Not all options can be combined. Please see our Part Catalog for available offerings.

TABLE 1: ADDRESSING

Parameter	512Meg x 32 x 2 Channels
Configuration	64M x 32 x 8 banks x 2 Channels
Refresh Count	8K
ROW Addressing	62K (A[15:0])
Bank Addressing	8 (BA[2:0])
Column Addressing	1K (A[9:0])
Page Size	2KB

List of Figures

Figure 1: DDR3 Part Numbers	2
Figure 2: Simplified State Diagram	8
Figure 3: ST9D3512M32DBG2 Functional Block Diagram.....	10
Figure 4: ST9D3512M32DBG2 Pinout Top View	11
Figure 5: Mechanical Drawing	17
Figure 6: Input Signals.....	33
Figure 7: Overshoot Specifications	34
Figure 8: Undershoot Specifications	34
Figure 9: V_{ix} for Differential Signals	36
Figure 10: Single-Ended Requirements for Differential Signals	36
Figure 11: Definition of Differential AC-Swing and 'DVAC	37
Figure 12: Nominal Slew Rate Definition for Single-Ended Input Signals.....	39
Figure 13: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	40
Figure 14: ODT Levels and I-V Characteristics	41
Figure 15: ODT Timing Reference Load	43
Figure 16: 'AON and 'AOF Definitions	44
Figure 17: 'AONPD and 'AOFPD Definition	45
Figure 18: 'ADC Definition	45
Figure 19: Output Driver	46
Figure 20: DQ Output Signal	51
Figure 21: Differential Output Signal	52
Figure 22: Reference Output Load for AC Timing and Output Slew Rate	52
Figure 23: Nominal Slew Rate Definition for Single-Ended Output Signals	53
Figure 24: Nominal Differential Output Slew Rate Definition for DQS, DQS#	54
Figure 25: Nominal Slew Rate and 'VAC for 'IS (Command and Address - Clock).....	66
Figure 26: Nominal Slew Rate for 'IH (Command and Address - Clock)	67
Figure 27: Tangent Line for 'IS (Command and Address - Clock).....	68
Figure 28: Tangent Line for 'IH (Command and Address - Clock).....	69
Figure 29: Nominal Slew Rate and 'VAC for 'DS (DQ - Strobe)	72
Figure 30: Nominal Slew Rate for 'DH (DQ - Strobe)	73
Figure 31: Nominal Slew Rate and 'VAC for 'DS (DQ - Strobe)	74
Figure 32: Nominal Slew Rate for 'DH (DQ-Strobe)	75
Figure 33: Refresh Mode	79
Figure 34: DLL Enable Mode to DLL Disable Mode	81
Figure 35: DLL Disable Mode to DLL Enable Mode.....	82
Figure 36: DLL Disable 'DQSCK Timing	83
Figure 37: Change Frequency During Precharge Power-Down	84
Figure 38: Write Leveling Concept	85
Figure 39: Write Leveling Sequence	87
Figure 40: Exit Write Leveling	88
Figure 41: Initialization Sequence	90
Figure 42: MRS-to-MRS Command timing	91
Figure 43: MRS-to-nonMRS Command Timing ('MOD)	92
Figure 44: Mode Register 0 (MR0) Definitions	93
Figure 45: READ Latency	95
Figure 46: Mode Register 1 (MR1) Definition	96

4GByte, DDR3, 512M x 32 Dual Channel Memory Module

Figure 47: READ Latency (AL=5, CL=6)	98
Figure 48: Mode Register 2 (MR2) Definition	99
Figure 49: CAS Write Latency	100
Figure 50: Mode Register 3 (MR3) Definition	101
Figure 51: Multipurpose Register (MPR) Block Diagram	102
Figure 52: MPR System Read Calibration with BL8 - Fixed Burst Order Single Readout	105
Figure 53: MPR System Read Calibration with BL8 - Fixed Burst Order, Back-to-Back Readout	106
Figure 54: MPR System Read Calibration with BC4 - Lower Nibble, then Upper Nibble	107
Figure 55: MPR System Read Calibration with BC4 - Upper Nibble, then Lower Nibble	108
Figure 56: ZQ Calibration Timing (ZQCL and ZQCS)	110
Figure 57: Example - Meeting 'RRD (MIN) and 'RCD (MIN)	111
Figure 58: Example - 'FAW	111
Figure 59: READ Latency	112
Figure 60: Consecutive READ Bursts (BL8)	113
Figure 61: Consecutive READ Bursts (BC4)	114
Figure 62: Nonconsecutive READ Bursts	115
Figure 63: READ (BL8) to WRITE (BL8)	116
Figure 64: READ (BC4) to WRITE (BC4) OTF	117
Figure 65: READ to PRECHARGE (BL8)	118
Figure 66: READ to PRECHARGE (BC4)	119
Figure 67: READ to PRECHARGE (AL=5, CL=6)	120
Figure 68: READ with Auto Precharge (AL=4, CL=6)	121
Figure 69: Data Output Timing - 'DQSQ and Data Valid Window	123
Figure 70: Data Strobe Timing - READS	125
Figure 71: Method for Calculating 'LZ and 'HZ	126
Figure 72: 'RPRE Timing	127
Figure 73: 'RPST Timing	127
Figure 74: 'WPRE Timing	128
Figure 75: 'WPST Timing	128
Figure 76: Write Burst	130
Figure 77: Consecutive WRITE (BL8) to WRITE (BL8)	131
Figure 78: Consecutive WRITE (BC4) to WRITE (BC4) via MRS or OTF	131
Figure 79: Nonconsecutive WRITE to WRITE	132
Figure 80: WRITE (BL8) to READ (BL8)	132
Figure 81: WRITE to READ (BC4 Mode Register Setting)	133
Figure 82: WRITE (BC4 OTF) to READ (BC4 OTF)	134
Figure 83: WRITE (BL8) to PRECHARGE	135
Figure 84: WRITE (BC4 Mode Register Setting) to PRECHARGE	135
Figure 85: WRITE (BC4 OTF) to PRECHARGE	136
Figure 86: Data Input Timing	136
Figure 87: Self Refresh Entry/Exit Timing	138
Figure 88: Active Power-Down Entry and Exit	141
Figure 89: Precharge Power-Down (Fast-Exit Mode) Entry and Exit	141
Figure 90: Precharge Power-Down (Slow-Exit Mode) Entry and Exit	142
Figure 91: Power-Down Entry After READ or READ with Auto Precharge (RDAP)	142
Figure 92: Power-Down Entry After WRITE	143
Figure 93: Power-Down Entry After WRITE with Auto Precharge (WRAP)	143
Figure 94: REFRESH to Power-Down Entry	144
Figure 95: ACTIVATE to Power-Down Entry	144
Figure 96: PRECHARGE to Power-Down Entry	145

4GByte, DDR3, 512M x 32 Dual Channel Memory Module

Figure 97: MRS Command to Power-Down Entry.....	145
Figure 98: Power-Down Exit to Refresh to Power-Down Entry.....	146
Figure 99: RESET Sequence.....	147
Figure 100: On-Die Termination	148
Figure 101: Dynamic ODT - ODT Asserted Before and After the WRITE, BC4	151
Figure 102: Dynamic ODT - Without WRITE Command	151
Figure 103: Dynamic ODT - ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	152
Figure 104: Dynamic ODT - ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	152
Figure 105: Dynamic ODT - ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	153
Figure 106: Synchronous ODT.....	154
Figure 107: Synchronous ODT (BC4).....	155
Figure 108: ODT During READs.....	155
Figure 109: Asynchronous ODT Timing with Fast ODT Transition	156
Figure 110: Synchronous to Asynchronous Transition during Precharge Power-Down (DLL Off) Entry	158
Figure 111: Asynchronous to Synchronous Transition during Precharge Power-Down (DLL Off) Exit	159
Figure 112: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping.....	160
Figure 113: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	160

List of Tables


Table 1: Addressing.....	2
Table 2: ST9D3512M32DBG2 Ball/Signal Location and Description.....	12
Table 3: Absolute Maximum Ratings.....	18
Table 4: Input/Output Capacitance.....	18
Table 5: Timing Parameters for IDD Measurements - Clock Units.....	19
Table 6: I _{DD0} Measurement Loop.....	20
Table 7: I _{DD1} Measurement Loop.....	21
Table 8: I _{DD} Measurement Conditions for Power-Down Currents.....	22
Table 9: I _{DD2N} /I _{DD3N} Measurement Loop.....	23
Table 10: I _{DD2NT} Measurement Loop	24
Table 11: I _{DD4R} Measurement Loop	25
Table 12: I _{DD4W} Measurement Loop	26
Table 13: I _{DD5B} Measurement Loop	27
Table 14: I _{DD} Measurement Loop	28
Table 15: I _{DD7} Measurement Loop	29
Table 16: I _{DD} Maximum Limits	30
Table 17: DC Electrical Characteristics and Operating Conditions	31
Table 18: DC Electrical Characteristics and Input Conditions	31
Table 19: Input Switching Conditions	32
Table 20: Control and Address Pins	34
Table 21: Clock, Data, Strobe, and Mask Pins	34
Table 22: Differential Input Operating Conditions (CKx, CKx\, DQSx, and DQSx\).....	35
Table 23: Differential Input Operating conditions (DVAC) for CKx, CKx\, DQSx, and DQSx\).....	37
Table 24: Single-Ended Input Slew Rate	38
Table 25: Differential Input Slew Rate Definition	40
Table 26: On-Die Termination DC Electrical Characteristics	41
Table 27: R _{TT} Effective Impedances	42
Table 28: ODT Sensitivity Definition	43
Table 29: ODT Temperature & Voltage Sensitivity	43
Table 30: ODT Timing Definitions	44
Table 31: Reference Settings for ODT Timing Measurements	44
Table 32: 34Ω Driver Impedance Characteristics	46
Table 33: 34Ω Driver Pull-Up and Pull-Down Impedance Calculations	47
Table 34: 34Ω Driver I _{OH} /I _{OL} Characteristics - V _{DD} = V _{DDQ} = 1.35V	47
Table 35: 34Ω Driver I _{OH} /I _{OL} Characteristics - V _{DD} = V _{DDQ} = 1.4175V	47
Table 36: 34Ω Driver I _{OH} /I _{OL} Characteristics - V _{DD} = V _{DDQ} = 1.2825V	48
Table 37: 34Ω Output Driver Sensitivity Definition	48
Table 38: 34Ω Output Driver Voltage and Temperature Sensitivity	48
Table 39: 40Ω Driver Impedance Characteristics	49
Table 40: 40Ω Output Driver Sensitivity Definition	49
Table 41: 40Ω Output Driver Voltage and Temperature Sensitivity	50
Table 42: Single-Ended Output Driver Characteristics.....	50
Table 43: Differential Output Driver Characteristics	51
Table 44: Single-Ended Output Slew Rate	53
Table 45: Differential Output Slew Rate Definition	54
Table 46: Speed Bins	55
Table 47: Electrical Characteristics and AC Operating Conditions	56

4GByte, DDR3, 512M x 32 Dual Channel Memory Module

Table 48: Command and Address Setup and Hold Values Referenced at 1V/ns - AC/DC Based	64
Table 49: Derating Values for tIS/tIH - AC175/DC100-Based	64
Table 50: Derating Values for tIS/tIH - AC150/DC100-Based	65
Table 51: Minimum Required Time ΔV_{AC} above $V_{IH(AC)}$ for a Valid Transition	65
Table 52: Data Setup and Hold Values at 1V/ns (DQSx, DQSx\ at 2V/ns) - AC/DC Based	70
Table 53: Derating Value for tDS/tDH - AC175/DC100 - Based	70
Table 54: Derating Value for tDS/tDH - AC150/DC100 - Based	71
Table 55: Required Time ΔV_{AC} above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for a Valid Transition	71
Table 56: Truth Table - Command	76
Table 57: Truth Table - CKE	77
Table 58: Read Command Summary	78
Table 59: Write Command Summary	78
Table 60: Write Leveling Matrix	86
Table 61: Burst Order	94
Table 62: Burst Order	103
Table 63: Burst Order	104
Table 64: SELF REFRESH Temperature and AUTO SELF REFRESH Description	139
Table 65: SELF REFRESH Mode Summary	139
Table 66: COMMAND to POWER-DOWN Entry Parameters	140
Table 67: POWER-DOWN Modes	140
Table 68: POWER-DOWN Modes	148
Table 69: ODT Parameter	149
Table 70: DYNAMIC ODT Specific Parameters	150
Table 71: MODE REGISTERS for R_{TT_NOM}	150
Table 72: MODE REGISTERS for R_{TT_WR}	150
Table 73: TIMING DIAGRAMS for DYNAMIC ODT	150
Table 74: SYNCHRONOUS ODT Parameters	154
Table 75: ASYNCHRONOUS ODT Timing Parameters for all Speed Bins	156
Table 76: ODT Parameters for POWER-DOWN (DLL Off) Entry and Exit Transition Period	157

STATE DIAGRAM

FIGURE 2 - SIMPLIFIED STATE DIAGRAM



ACT = ACTIVATE
MPR = Multipurpose register
MRS = Mode register set
PDE = Power-down entry
PDX = Power-down exit
PRE = PRECHARGE

PREA=PRECHARGE ALL
READ = RD, RDS4, RDS8
READ AP = RDAP, RDAPS4, RDAPS8
REF = REFRESH
RESET = START RESET PROCEDURE
SRE = Self refresh entry

SRX = Self refresh exit
WRITE = WR, WRS4, WRS8
WRITE AP = WRAP, WRAPS4, WRAPS8
ZQCL = ZQ LONG CALIBRATION
ZQCS = ZQ SHORT CALIBRATION

4GByte, DDR3, 512M x 32 Dual Channel Memory Module**FUNCTIONAL DESCRIPTION**

This DDR3 SDRAM module uses double data rate architecture to achieve high speed operation. The double data rate (DDR) architecture is an 8n prefetch with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE access for the DRAMs consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal memory core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pin.

The differential strobes (DQSx, DQSx $\bar{}$) are transmitted externally, along with data, for use in data capture at the input receivers. DQS is center-aligned with data for WRITES. The READ data is transmitted by the module is edge-aligned to the data strobes.

The module operates from a differential clock (CKx, CKx $\bar{}$). The crossing of CK going HIGH and CK $\bar{}$ going LOW is referred to as the positive edge of Clock (CK). Control, Command, and Address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

READ and WRITE accesses are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and the starting column location for the burst access.

The module DRAM devices use READ and WRITE burst length of 8 (BL8) and burst chop of 4 (BC4). An AUTO PRECHARGE function may be enabled to provide a self-timed ROW PRECHARGE that is initiated at the end of the burst access.

The pipelined, multi-bank architecture allows for concurrent operation, thereby providing high bandwidth by hiding ROW PRECHARGE and ACTIVATION time.

A SELF REFRESH mode is provided for all temperature grade offerings along with AUTO SELF REFRESH for Industrial product, as well as, power-saving, POWER-DOWN mode.

INDUSTRIAL TEMPERATURE

The industrial temperature (I) device requires the ambient temperature not exceed -40°C or $+85^{\circ}\text{C}$. JEDEC specifications require the REFRESH rate to double when T_A exceeds $+85^{\circ}\text{C}$; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the T_A is $<0^{\circ}\text{C}$ or $>+85^{\circ}\text{C}$.


EXTENDED TEMPERATURE

The Extended temperature (E) device requires the ambient temperature not exceed -40°C or $+105^{\circ}\text{C}$. JEDEC specifications require the refresh rate to double when T_A exceeds $+85^{\circ}\text{C}$; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the T_A is $<0^{\circ}\text{C}$ or $>85^{\circ}\text{C}$.

MILITARY, EXTREME OPERATING TEMPERATURE









The Mil-Temp (M) device requires the ambient temperature not exceed -55°C or $+125^{\circ}\text{C}$. JEDEC requires the REFRESH rate double when T_A exceeds $+85^{\circ}\text{C}$ and STACKED recommends an additional derating as specified in this document as to properly maintain the DRAM core cell charges at temperatures above $T_A > 105^{\circ}\text{C}$.

FIGURE 3- ST9D3512M32DBG2 FUNCTIONAL BLOCK DIAGRAM



BALL /SIGNAL LOCATION (PBGA)
FIGURE 4 - ST9D3512M32DBG2 PINOUT TOP VIEW

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	Vss	A14A	A13A	A8A	Vdd	Vss	A
B	DQ9A	DQS1A	DQS1#A	DQ13A	DQ15A	DQ14A	DQ12A	Vdd	A9A	A11A	A7A	A6A	A2A	B
C	DQ11A	DQ10A	DQ8A	DQ0A	DQ2A	DQ3A	DQ1A	Vss	A15A	A4A	A5A	A1A	A3A	C
D	VddQ	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vdd	A12A	DM1A	A0A	BA1A	DM0A	D
E	DQ4A	DQ6A	DQ7A	DQ5A	DQS0#A	DQS0A	Vss	Vdd	RESET#A	BA0A	BA2A	Vss	Vdd	E
F	DQ20A	DQ22A	DQ23A	DQ21A	DQS2#A	DQS2A	VddQ	Vss	RFU	VREFCAA	RFU	RFU	Vss	F
G	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	Vdd	CS#A	A10A	WE#A	ODTA	CKEA	G
H	DQ26A	DQ24A	DQ16A	DQ18A	DQ19A	DQ17A	Vdd	Vss	VREFDQA	Vss	CAS#A	CLKA	Vdd	H
J	DQ27A	DQ25A	DQS3A	DQS3#A	DQ29A	DQ31A	Vss	Vdd	Vdd	Vdd	RAS#A	CLK#A	Vss	J
K	VddQ	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	Vss	Vss	Vdd	DM2A	DM3A	K
L	DQ28A	DQ30A	DQ28B	DQ30B	Vss	Vdd	Vss	Vdd	Vss	Vdd	Vss	Vdd	Vss	L
M	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	Vss	Vss	Vss	Vdd	DM2B	DM3B	M
N	DQ27B	DQ25B	DQS3B	DQS3#B	DQ29B	DQ31B	Vss	Vdd	Vdd	Vdd	RAS#B	CLK#B	Vss	N
P	DQ26B	DQ24B	DQ16B	DQ18B	DQ19B	DQ17B	Vdd	Vss	VREFDQB	Vss	CAS#B	CLKB	Vdd	P
R	VddQ	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vdd	CS#B	A10B	WE#B	ODTB	CKEB	R
T	DQ20B	DQ22B	DQ23B	DQ21B	DQS2#B	DQS2B	Vss	Vss	RFU	VREFCAB	RFU	RFU	Vss	T
U	DQ4B	DQ6B	DQ7B	DQ5B	DQS0#B	DQS0B	VddQ	Vdd	RESET#B	BA0B	BA2B	Vss	Vdd	U
V	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	Vdd	A12B	DM1B	A0B	BA1B	DM0B	V
W	DQ11B	DQ10B	DQ8B	DQ0B	DQ2B	DQ3B	DQ1B	Vss	A15B	A4B	A5B	A1B	A3B	W
Y	DQ9B	DQS1B	DQS1#B	DQ13B	DQ15B	DQ14B	DQ12B	Vdd	A9B	A11B	A7B	A6B	A2B	Y
AA	VddQ	Vss	VddQ	Vss	VddQ	Vss	VddQ	Vss	A14B	A13B	A8B	Vdd	Vss	AA

	GND (Core)		V + (Core Power)		Data IO		Address
	CNTRL		V + (I/O Power)		Level REF		RFU

273BGA-1.0MM PITCH - X64, SCB

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 2 - ST9D31024M32SBG2 BALL/SIGNAL LOCATION AND DESCRIPTION

Ball Assignments	Symbol	Type	Description
D11, C12, B13, C13, C10, C11, B12, B11, A11, B9, G10, B10, D9, A10, A9, C9	A0A, A1A, A2A, A3A, A4A, A5A, A6A, A7A, A8A, A9A, A10A/AP, A11A, A12A/BC, A13A, A14A, A15A	Input	Address Inputs: Provide the ROW address for ACTIVATE commands, and the column address and auto precharge bit (A ₁₀) for READY/WRITE commands, to select one location out of the memory array in the respective bank. A ₁₀ sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A ₁₀ LOW), bank selected by BA[2:0] or all banks (A ₁₀ HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to VrefCA. A ₁₂ /BC#: when enabled in the mode register (MR), A ₁₂ is sampled during READ and WRITE commands to determine whether burst chop, LOW = BC ₄ burst chop).
E10, D12, E11	BA0A, BA1A, BA2A	Input	Bank Address Inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR ₀ , MR ₁ , MR ₂ , or MR ₃) is loaded during the LOAD MODE command. BA[2:0] are referenced to VrefCA.
H12, J12	CLKA, CLKA#	Input	Clock: CLKx and CLKx# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CLKx and the negative edge of CLKx#. Output data strobes (DQSx/DQSx#) is referenced to the crossing of CLKx and CLKx#.
G13,	CKE0A,	Input	Clock Enable: CKE enables and disables internal circuitry and clocks on the SDRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CLKx, CLKx#, CKE, RESET#, and ODT) are disabled during SELF REFRESH. CKE is referenced to VrefCA.
G9,	CS0#A,	Input	Chip Select: CS# enables (registered LOW) and disables the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to VrefCA.
D13, D10, K12, K13	DM0A, DM1A, DM2A, DM3A	Input	Input Data Mask: DMx is the byte wide data mask for the respective 8-bit data fields. The data mask input, masks WRITE data. Byte data is masked when DMx is sampled HIGH. DMx pins are structured as inputs only, the pins electrical loading is designed to match that of the DQ, DQSx, DQSx# pins.
J11	RASA#	Input	ROW Address Strobe/Select: Defines the command being entered along CAS#, WE#, and CS#. This input pin is referenced to VrefCA.
H11	CASA#	Input	COLUMN Address Strobe/Select: Defines the command being entered along with RAS#, WE#, and CS#. This input pin is referenced to VrefCA.
G11	WEA#	Input	WRITE Enable Input: Defines the command being entered along with CAS#, RAS#, and CS#. This input pin is referenced to VrefCA.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 2 - BALL/SIGNAL LOCATION AND DESCRIPTION CONTINUED

Ball Assignments	Symbol	Type	Description
G12,	ODT0A,	Input	On-Die Termination: ODT enables (when registered HIGH) and disables termination resistance internal to DRAM. When enabled in normal operation, ODT is only applied to each of the following signals: DQ[31:0], DQSx#, and DMx. The ODT input is ignored if disabled via the LOAD MODE register command. ODT is referenced to VrefCA.
E9	RESET#A	Input	RESET: An input control pin, active LOW referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail to rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and de-assertion are asynchronous.
E5, E6, B2, B3, F6, F5, J3, J4	DQS0A, DQS0#A DQS1A, DQS1#A DQS2A, DQS2#A DQS3A, DQS3#A	I/O	Data Strobe Byte (per WORD): Output, edge-aligned with READ data. Input, center-aligned with WRITE data.
C4, C7, C5, C6, E1, E4, E2, E3	DQ0A, DQ1A, DQ2A, DQ3A, DQ4A, DQ5A, DQ6A, DQ7A	I/O	Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
C3, B1, C2, C1, B7, B4, B6, B5	DQ8A, DQ9A, DQ10A, DQ11A, DQ12A, DQ13A, DQ14A, DQ15A	I/O	Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
H3, H6, H4, H5, F1, F4, F2, F3	DQ16A, DQ17A, DQ18A, DQ19A, DQ20A, DQ21A, DQ22A, DQ23A	I/O	Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.
H2, J2, H1, J1, L1, J5, L2 J6	DQ24A, DQ25A, DQ26A, DQ27A, DQ28A, DQ29A, DQ30A, DQ31A	I/O	Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.
F10	VrefCAA	Supply	Voltage Reference CORE: VrefCA must be maintained at all times
H9	VrefDAA	Supply	Voltage Reference I/O: VrefDQ must be maintained at all times.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 2 - BALL/SIGNAL LOCATION AND DESCRIPTION CONTINUED

Ball Assignments	Symbol	Type	Description
V11, W12, Y13, W13, W10, W11, Y12, Y11, AA11, Y9, R10 Y10, V9 AA10, AA9, W9	A0B, A1B, A2B, A3B, A4B, A5B, A6B, A7B, A8B, A9B, A10B/AP, A11B, A12B/BC, A13B, A14B, A15B	Input	Address Inputs: Provide the ROW address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READY/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW), bank selected by BA[2:0] or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to VrefCA. A12/BC#: when enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop, LOW = BC4 burst chop).
U10, V12, U11	BA0B, BA1B, BA2B	Input	Bank Address Inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to VrefCA.
P12, N12	CLKB, CLKB#	Input	Clock: CLKx and CLKx# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CLKx and the negative edge of CLKx#. Output data strobes (DQSx/DQSx#) is referenced to the crossing of CLKx and CLKx#.
R13,	CKE0B,	Input	Clock Enable: CKE enables and disables internal circuitry and clocks on the SDRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CLKx, CLKx#, CKE, RESET#, and ODT) are disabled during SELF REFRESH. CKE is referenced to VrefCA.
R9,	CS0#B,	Input	Chip Select: CS# enables (registered LOW) and disables the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to VrefCA.
V13, V10, M12, M13	DM0B, DM1B, DM2B, DM3B	Input	Input Data Mask: DMx is the byte wide data mask for the respective 8-bit data fields. The data mask input, masks WRITE data. Byte data is masked when DMx is sampled HIGH. DMx pins are structured as inputs only, the pins electrical loading is designed to match that of the DQ, DQSx, DQSx# pins.
N11	RASB#	Input	ROW Address Strobe/Select: Defines the command being entered along CAS#, WE#, and CS#. This input pin is referenced to VrefCA.
P11	CASB#	Input	COLUMN Address Strobe/Select: Defines the command being entered along with RAS#, WE#, and CS#. This input pin is referenced to VrefCA.
R11	WEB#	Input	WRITE Enable Input: Defines the command being entered along with CAS#, RAS#, and CS#. This input pin is referenced to VrefCA.


4GByte, DDR3, 512M x 32 Dual Channel Memory Module

TABLE 2 - BALL/SIGNAL LOCATION AND DESCRIPTION CONTINUED			
Ball Assignments	Symbol	Type	Description
R12,	ODT0B,	Input	On-Die Termination: ODT enables (when registered HIGH) and disables termination resistance internal to DRAM. When enabled in normal operation, ODT is only applied to each of the following signals: DQ[31:0], DQSx#, and DMx. The ODT input is ignored if disabled via the LOAD MODE register command. ODT is referenced to VrefCA.
U9	RESET#B	Input	RESET: An input control pin, active LOW referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail to rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and de-assertion are asynchronous.
U6, U5, Y2, Y3, T6, T5, N3, N4	DQS0B, DQS0#B DQS1B, DQS1#B DQS2B, DQS2#B DQS3B, DQS3#B	I/O	Data Strobe Byte (per WORD): Output, edge-aligned with READ data. Input, center-aligned with WRITE data.
W4, W7, W5, W6, U1, U4, U2,U3	DQ0B, DQ1B, DQ2B, DQ3B, DQ4B, DQ5B, DQ6B, DQ7B	I/O	Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
W3, Y1, W2, W1, Y7, Y4, Y6, Y5	DQ8B, DQ9B, DQ10B, DQ11B, DQ12B, DQ13B, DQ14B, DQ15B	I/O	Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
P3, P6, P4, P5, T1, T4, T2, T3	DQ16B, DQ17B, DQ18B, DQ19B, DQ20B, DQ21B, DQ22B, DQ23B	I/O	Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.
P2, N2, P1, N1, L3, N5, L4 N6	DQ24B, DQ25B, DQ26B, DQ27B, DQ28B, DQ29B, DQ30B, DQ31B	I/O	Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.
T10	VrefCAB	Supply	Voltage Reference CORE: VrefCA must be maintained at all times
P9	VrefDAB	Supply	Voltage Reference I/O: VrefDQ must be maintained at all times.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 2 - BALL/SIGNAL LOCATION AND DESCRIPTION CONTINUED

Ball Assignments	Symbol	Type	Description
A12, B8, D8, E8, E13, G8, H8, H13, J8, J9, K11, L6, L8, L10, L12, M11, N8, N9, N10, P7, P13, R8, U8, U13, V8, Y8, Y12	V _{DD}	Supply	Core Power Supply
A2, A4, A6, D1, D3, D5, D7, F7, G2, G4, G6, K1, K3, K5, K7, M2, M4, M6, R1,R3,R5,R7, U7, V2, V4, V6, AA1, AA3, AA5, AA7	V _{DDQ}	Supply	Data I/O Supply
A1, A3, A5, A7, A8, A13, C8, D2, D4, D6, F8, F13, G1, G3, G5, G7, H8, H10, J7, J13, K2, K4, K6, K8, K9, K10, L5, L7, L9, L11, L13, M1, M3, M5, M7, M8, M9, M10, N7, N13, P8, P10, R2, R4, R6, T7, T8, T13, U12, V1, V3, V5, V7, W8,AA2, AA4, AA6, AA8, AA13	V _{SS}	Supply	Ground

FIGURE 5 - MECHANICAL DRAWING



Notes: All dimensions in mm

** Before soldering the ball is 0.75mm. After soldering it flattens to 0.45mm

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 3: ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MIN	MAX	UNITS	NOTES
V _{DD}	V _{DD} Supply Voltage relative to V _{SS}	-0.4	1.975	V	1
V _{DDQ}	V _{DDQ} Supply Voltage relative to V _{SSQ}	-0.4	1.975	V	1
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4	1.975	V	1
I _I	Input leakage current	-4	4	μA	
I _{VREF}	V _{REF} supply leakage current	-2	2	μA	2
T _{AIndustrial}	Operating Ambient Temperature	-40	85	°C	3,4
T _{AExtended}	Operating Ambient Temperature	-40	105	°C	3,4
T _{AMiltemp}	Operating Ambient Temperature	-55	125	°C	3,4
T _{STG}	Storage Temperature	-55	150	°C	3,4
T _C	Case Temperature		150	°C	

NOTES:

- V_{DD} and V_{DDQ} must be within 300mV of each other at all times and V_{REF} must not be greater than 0.6 x V_{DDQ}. When V_{DD} and V_{DDQ} are less than 500mV, V_{REF} may be ≤300mV.
- The minimum limit requirement is for testing purposes.
- Max operating ambient temperature. T_A is measured in the center of the package.
- Device Functionality is not guaranteed if the DRAM device exceeds the Maximum T_C during operation.

TABLE 4: INPUT/OUTPUT CAPACITANCE

Capacitance Parameter	Symbol	MIN	MAX	UNITS	NOTES
CK and CK _I	C _{CK}	1.6	2.8	pF	
Single-end I/O: DQ, DM	C _{IO}	1.4	2.3	pF	2
Differential I/O: DQS, DQS _I	C _{DDQS}	1.4	2.3	pF	3
Inputs (RAS _I , CAS _I , WE _I , CS _I , CKE, RESET _I , ADDR, /BA0-2)	C _{I_Shared}	1.5	2.6	pF	5

NOTES:

- V_{DD} = +1.35V -0.0675mV/+0.1V, V_{DDQ} = V_{DD}, V_{REF} = V_{SS}, f = 100MHz, T_A = 25°C, V_{OUT} (DC) = 0.5 x V_{DDQ}, V_{OUT} (peak to peak) = 0.1V
- DQS and DQS# are grouped with I/O pins, reflecting the signal is grouped with DQ and therefore matched in loading.
- C_{DDQS} is for DQS vs. DQS_I
- C_{DI} = C_{IO} (DQ) - 0.5 x (C_{IO} [DQS] + C_{IO} [DQS_I])
- Excludes CK, CK_I
- C_{DI_CNTL} = C_I(CNTL) - 0.5 x (C_{CK}[CK] + C_{CK}[CK_I]); CNTL = ODT, CS_I and CKE
- C_{DI_CMD_ADDR} = C_I (CMD_ADDR) - 0.5 x (C_{CK} [CK] + C_{CK} [CK_I]); CMD = RAS_I, CAS_I, and WE_I ADDR = [n:0]

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 5: TIMING PARAMETERS FOR IDD MEASUREMENTS - CLOCK UNITS

		1333 Mbs -15	1600 Mbs -12	1866 Mbs -107	
IDD Parameter		9-9-9	11-11-11	13-13-13	UNITS
t _{CK} (MIN) IDD		1.5	1.25	1.07	ns
CL IDD		10	11	13	CK
t _{RCD} (MIN) IDD		10	11	13	CK
t _{RC} (MIN) IDD		34	39	45	CK
t _{RAS} (MIN) IDD		24	28	32	CK
t _{RP} (MIN) IDD		10	11	13	CK
t _{FAW}	x64	30	32	33	CK
t _{RRD} IDD	x64	5	6	6	CK
t _{RFC}		174	208	243	CK

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 6: I_{DD0} MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS\	RAS\	CAS\	WE\	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data	
0	0	ACT	0	0	1	1	0	0	0	0	0	0	0	-	
	1	D	1	0	0	0	0	0	0	0	0	0	0	-	
	2	D	1	0	0	0	0	0	0	0	0	0	0	-	
	3	D\	1	1	1	1	0	0	0	0	0	0	0	-	
	4	D\	1	1	1	1	0	0	0	0	0	0	0	-	
	-														
	nRAS	PRE	0	0	0	0	0	0	0	0	0	0	0	0	-
	-														
	nRC	ACT	0	0	1	1	0	0	0	0	0	0	0	0	-
	nRC+1	D	1	0	0	0	0	0	0	0	0	0	F	0	-
	nRC+2	D	1	0	0	0	0	0	0	0	0	0	F	0	-
	nRC+3	D\	1	1	1	1	0	0	0	0	0	0	F	0	-
	nRC+4	D\	1	1	1	1	0	0	0	0	0	0	F	0	-
	-														
	nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	0	-
-															
2 x nRC															
4 x nRC															
6 x nRC															
8 x nRC															
10 x nRC															
12 x nRC															
14 x nRC															
CKE	Static HIGH														
CK, CK\	Toggling														

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 7: I_{DD1} MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS\	RAS\	CAS\	WE\	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data	
0	0	ACT	0	0	1	1	0	0	0	0	0	0	0	-	
	1	D	1	0	0	0	0	0	0	0	0	0	0	-	
	2	D	1	0	0	0	0	0	0	0	0	0	0	-	
	3	DI\	1	1	1	1	0	0	0	0	0	0	0	-	
	4	DI\	1	1	1	1	0	0	0	0	0	0	0	-	
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	nRCD	RD	0	1	0	1	0	0	0	0	0	0	0	0	00000000
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	0	-
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	nRC	ACT	0	0	1	1	0	0	0	0	0	0	F	0	-
	nRC +1	D	1	0	0	0	0	0	0	0	0	0	F	0	-
	nRC +2	D	1	0	0	0	0	0	0	0	0	0	F	0	-
	nRC +3	DI\	1	1	1	1	0	0	0	0	0	0	F	0	-
	nRC +4	DI\	1	1	1	1	0	0	0	0	0	0	F	0	-
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
nRC + nRCD	RD	0	1	0	1	0	0	0	0	0	0	F	0	00110011	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
nRC + nRAS	PRE	0	0	0	1	0	0	0	0	0	0	F	0	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
2 xnRC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

Static HIGH

Toggling

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 8: I_{DD} MEASUREMENT CONDITIONS FOR POWER-DOWN CURRENTS

Name	I _{DD} 2P0 Precharge Power- Down Current (Slow Exit)	I _{DD} 2P1 Precharge Power- Down Current (Fast Exit)	I _{DD} 2Q Precharge Quiet Standby Current	I _{DD} 3P Active Power- Down Current
Timing Pattern	n/a	n/a	n/a	n/a
CKE	LOW	LOW	HIGH	LOW
External Clock	Toggling	Toggling	Toggling	Toggling
t _{CK}	t _{CK} (MIN) I _{DD}	t _{CK} (MIN) I _{DD}	t _{CK} (MIN) I _{DD}	t _{CK} (MIN) I _{DD}
t _{RC}	n/a	n/a	n/a	n/a
t _{RAS}	n/a	n/a	n/a	n/a
t _{RCD}	n/a	n/a	n/a	n/a
t _{RRD}	n/a	n/a	n/a	n/a
t _{RC}	n/a	n/a	n/a	n/a
CL	n/a	n/a	n/a	n/a
AL	n/a	n/a	n/a	n/a
CS\	HIGH	HIGH	HIGH	HIGH
Command Inputs	LOW	LOW	LOW	LOW
ROW/COLUMN Addr	LOW	LOW	LOW	LOW
Bank Address	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Mid-level	Mid-level	Mid-level	Mid-level
Output Buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT	Enabled, OFF	Enabled, OFF	Enabled, OFF	Enabled, OFF
Burst Length	8	8	8	8
ACTIVE Bank(s)	None	None	None	None
IDLE Bank(s)	All	All	All	All
Special Notes	n/a	n/a	n/a	n/a

TABLE 9: I_{DD2}N / I_{DD3}N MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS _i	RAS _i	CAS _i	WE _i	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
	1	D	1	0	0	0	0	0	0	0	0	0	0	-
	2	DI	1	1	1	0	0	0	0	0	0	F	0	-
1	3	DI	1	1	1	1	0	0	0	0	0	F	0	-
	4-7						Repeat sub-loop 0, use BA [2:0] = 1							
	8-11						Repeat sub-loop 0, use BA [2:0] = 2							
	12-15						Repeat sub-loop 0, use BA [2:0] = 3							
	16-19						Repeat sub-loop 0, use BA [2:0] = 4							
	20-23						Repeat sub-loop 0, use BA [2:0] = 5							
	24-27						Repeat sub-loop 0, use BA [2:0] = 6							
28-31						Repeat sub-loop 0, use BA [2:0] = 7								
CKE	Static HIGH													
CK, CK _i	Toggling													

TABLE 10: I_{DD2}NT MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS _\	RAS _\	CAS _\	WE _\	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
	1	D	1	0	0	0	0	0	0	0	0	0	0	-
	2	DI	1	1	1	1	0	0	0	0	0	F	0	-
1	3	DI	1	1	1	1	0	0	0	0	0	F	0	-
	4-7		1	1	1	1	0	0	0	0	0	0	0	-
	8-11		1	1	1	1	0	0	0	0	0	0	0	-
	12-15		1	1	1	1	0	0	0	0	0	0	0	-
	16-19		1	1	1	1	0	0	0	0	0	0	0	-
	20-23		1	1	1	1	0	0	0	0	0	0	0	-
	24-27		1	1	1	1	0	0	0	0	0	0	0	-
28-31		1	1	1	1	0	0	0	0	0	0	0	-	
CKE	Static HIGH													
CK, CKI	Toggling													

TABLE 11: I_{DD4R} MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS\	RAS\	CAS\	WE\	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data	
0	0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000	
	1	D	1	0	0	0	0	0	0	0	0	0	0	-	
	2	DA	1	1	1	1	0	0	0	0	0	0	0	-	
	3	DA	1	1	1	1	0	0	0	0	0	0	0	-	
	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011	
	5	D	1	0	0	0	0	0	0	0	0	F	0	-	
	6	DA	1	1	1	1	0	0	0	0	0	F	0	-	
7	DA	1	1	1	1	0	0	0	0	0	F	0	-		
1	8-15	Repeat sub-loop 0, use BA [2:0] = 1													
2	16-23	Repeat sub-loop 0, use BA [2:0] = 2													
3	24-31	Repeat sub-loop 0, use BA [2:0] = 3													
4	32-39	Repeat sub-loop 0, use BA [2:0] = 4													
5	40-47	Repeat sub-loop 0, use BA [2:0] = 5													
6	48-55	Repeat sub-loop 0, use BA [2:0] = 6													
7	56-63	Repeat sub-loop 0, use BA [2:0] = 7													
CKE	Static HIGH														
CK, CKI	Toggling														

TABLE 12: I_{DD4W} MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS\	RAS\	CAS\	WE\	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data	
0	0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000	
	1	D	1	0	0	0	1	0	0	0	0	0	0	-	
	2	D\	1	1	1	1	1	0	0	0	0	0	0	-	
	3	D\	1	1	1	1	1	0	0	0	0	0	0	-	
	4	WR	0	1	0	0	1	0	0	0	0	0	0	00110011	
	5	D	1	0	0	0	1	0	0	0	0	0	0	-	
	6	D\	1	1	1	1	1	0	0	0	0	0	0	-	
7	D\	1	1	1	1	1	0	0	0	0	0	0	-		
1	8-15	Repeat sub-loop 0, use BA [2:0] = 1													
2	16-23	Repeat sub-loop 0, use BA [2:0] = 2													
3	24-31	Repeat sub-loop 0, use BA [2:0] = 3													
4	32-39	Repeat sub-loop 0, use BA [2:0] = 4													
5	40-47	Repeat sub-loop 0, use BA [2:0] = 5													
6	48-55	Repeat sub-loop 0, use BA [2:0] = 6													
7	56-63	Repeat sub-loop 0, use BA [2:0] = 7													
CKE	Static HIGH														
CK, CK\	Toggling														

TABLE 13: I_{DD5}B MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS _i	RAS _i	CAS _i	WE _i	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
0	0	REF												
1a	1	D												
	2	D												
	3	D _i												
	4	D _i												
1b	5-8													
1c	9-12							Repeat sub-loop 1a, use BA [2:0] = 1						
1d	13-16							Repeat sub-loop 1a, use BA [2:0] = 2						
1e	17-20							Repeat sub-loop 1a, use BA [2:0] = 3						
1f	21-24							Repeat sub-loop 1a, use BA [2:0] = 4						
1g	25-28							Repeat sub-loop 1a, use BA [2:0] = 5						
1h	29-32							Repeat sub-loop 1a, use BA [2:0] = 6						
2	33-nRFC-1							Repeat sub-loop 1a through 1h until RFC - 1, truncate if needed						
CKE		Static HIGH												
CK, CK _i		Toggling												

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 14: I_{DD} MEASUREMENT LOOP

I _{DD} Test	Industrial Range T _A = -40°C to 85°C	Extended or Mil Temperature Range, T _A = -40°C to 85°C or -55°C to 125°C	
	I_{DD6}: Self Refresh Current	I_{DD6ET}: Self Refresh Current	I_{DD8}: Reset
CKE	LOW	LOW	Mid-level
External Clock	Off, CK and CK\ = LOW	Off, CK and CK\ = LOW	Mid-level
t _{CK}	n/a	n/a	n/a
t _{RC}	n/a	n/a	n/a
t _{RAS}	n/a	n/a	n/a
t _{RCD}	n/a	n/a	n/a
t _{RRD}	n/a	n/a	n/a
t _{RC}	n/a	n/a	n/a
CL	n/a	n/a	n/a
AL	n/a	n/a	n/a
CS\	Mid-level	Mid-level	Mid-level
Command Inputs	Mid-level	Mid-level	Mid-level
ROW/COLMUN addresses	Mid-level	Mid-level	Mid-level
BANK addresses	Mid-level	Mid-level	Mid-level
Data I/O	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Mid-level
ODT	Enabled, Mid-level	Enabled, Mid-level	Mid-level
Burst Length	n/a	n/a	n/a
Active BANKS	n/a	n/a	None
IDLE BANKS	n/a	n/a	All
SRT	Disabled (normal)	Enabled (extended)	n/a
ASR	Disabled	Disabled	n/a

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 15: Idd7 MEASUREMENT LOOP

Sub-Loop	Cycle Number	Command	CS _i	RAS _i	CAS _i	WE _i	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data	
0	0	ACT	0	0	1	1	0	0	0	0	0	0	0	-	
	1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000	
	2	D	1	0	0	0	0	0	0	0	0	0	0	-	
1	3	Repeat cycle 2 until $n \cdot \text{RRD} - 1$													
	$n \cdot \text{RRD}$	ACT	0	0	1	1	0	1	0	0	0	0	F	0	-
	$n \cdot \text{RRD} + 1$	RDA	0	1	0	1	0	1	0	1	0	0	F	0	00110011
2	$n \cdot \text{RRD} + 2$	D	1	0	0	0	0	1	0	0	0	F	0	-	
	$n \cdot \text{RRD} + 3$	Repeat cycle $n \cdot \text{RRD} + 2$ until $2 \times n \cdot \text{RRD} - 1$													
	$2 \times n \cdot \text{RRD}$	Repeat sub-loop 0, use BA[2:0] = 2													
3	$3 \times n \cdot \text{RRD}$	Repeat sub-loop 0, use BA[2:0] = 3													
	$4 \times n \cdot \text{RRD}$	D	1	0	0	0	0	3	0	0	0	F	0	-	
	$4 \times n \cdot \text{RRD} + 1$	Repeat cycle $4 \times n \cdot \text{RRD}$ until $n \cdot \text{FAW} - 1$, if needed													
4	$n \cdot \text{FAW}$	Repeat sub-loop 0, use BA[2:0] = 4													
	$n \cdot \text{FAW} + n \cdot \text{RRD}$	Repeat sub-loop 1, use BA[2:0] = 5													
	$n \cdot \text{FAW} + 2 \times n \cdot \text{RRD}$	Repeat sub-loop 0, use BA[2:0] = 6													
5	$n \cdot \text{FAW} + 3 \times n \cdot \text{RRD}$	Repeat sub-loop 1, use BA[2:0] = 7													
	$n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$	D	1	0	0	0	0	7	0	0	0	F	0	-	
	$n \cdot \text{FAW} + 4 \times n \cdot \text{RRD} + 1$	Repeat cycle $n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$ until $2 \times n \cdot \text{FAW} - 1$, if needed													
6	$2 \times n \cdot \text{FAW}$	ACT	0	0	1	1	0	0	0	0	0	F	0	-	
	$2 \times n \cdot \text{FAW} + 1$	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011	
	$2 \times n \cdot \text{FAW} + 2$	D	1	0	0	0	0	0	0	0	0	F	0	-	
7	$2 \times n \cdot \text{FAW} + 3$	Repeat cycle $2 \times n \cdot \text{FAW} + 2$ until $2 \times n \cdot \text{FAW} + n \cdot \text{RRD} - 1$													
	$2 \times n \cdot \text{FAW} + n \cdot \text{RRD}$	ACT	0	0	1	1	0	1	0	0	0	0	0	-	
	$2 \times n \cdot \text{FAW} + n \cdot \text{RRD} + 1$	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000	
8	$2 \times n \cdot \text{FAW} + n \cdot \text{RRD} + 2$	D	1	0	0	0	0	1	0	0	0	0	0	-	
	$2 \times n \cdot \text{FAW} + n \cdot \text{RRD} + 3$	Repeat cycle $2 \times n \cdot \text{FAW} + n \cdot \text{RRD} + 2$ until $2 \times n \cdot \text{FAW} + 2 \times n \cdot \text{RRD} - 1$													
	$2 \times n \cdot \text{FAW} + 2 \times n \cdot \text{RRD}$	Repeat sub-loop 10, use BA[2:0] = 2													
9	$2 \times n \cdot \text{FAW} + 3 \times n \cdot \text{RRD}$	Repeat sub-loop 11, use BA[2:0] = 3													
	$2 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$	D	1	0	0	0	0	3	0	0	0	0	0	-	
	$2 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD} + 1$	Repeat cycle $2 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$ until $3 \times n \cdot \text{FAW} - 1$, if needed													
10	$3 \times n \cdot \text{FAW}$	Repeat sub-loop 10, use BA[2:0] = 4													
	$3 \times n \cdot \text{FAW} + 2 \times n \cdot \text{RRD}$	Repeat sub-loop 11, use BA[2:0] = 5													
	$3 \times n \cdot \text{FAW} + 2 \times n \cdot \text{RRD} + 1$	Repeat sub-loop 10, use BA[2:0] = 6													
11	$3 \times n \cdot \text{FAW} + 3 \times n \cdot \text{RRD}$	Repeat sub-loop 11, use BA[2:0] = 7													
	$3 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$	D	1	0	0	0	0	7	0	0	0	0	0	-	
	$3 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD} + 1$	Repeat cycle $3 \times n \cdot \text{FAW} + 4 \times n \cdot \text{RRD}$ until $4 \times n \cdot \text{FAW} - 1$, if needed													

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 16A: IDD MAXIMUM LIMITS

IDD	Speed Bin			UNITS
	1333 Mbs	1600 Mbs	1866 Mbs	
Idd0	268	268	276	mA
Idd1	352	352	364	mA
Idd2P0	44	44	44	mA
Idd2P1	56	56	64	mA
Idd2Q	136	136	144	mA
Idd2N	144	144	152	mA
Idd3P	144	144	152	mA
Idd3N	204	204	212	mA
Idd4R	740	740	780	mA
Idd4W	740	740	780	mA
Idd5B	980	980	1000	mA
Idd6	96	96	96	mA
Idd7	880	880	920	mA
Idd8	Idd2P + 8mA	Idd2P + 8mA	Idd2P + 8mA	mA

NOTES: TA = 0°C to ≤ 85°C; SRT and ASR are disabled, enabling ASR could increase IDDX by up to an additional 4mA.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 17: DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

All Voltages are referenced to V _{SS}						
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD}	1.283	1.35	1.425	V	1,2
I/O Supply Voltage	V _{DDQ}	1.283	1.35	1.425	V	1,2
Input Leakage Current: Any input 0V ≤ V _{IN} ≤ V _{DD} , V _{REF} pin 0V ≤ V _{IN} ≤ 1.1V All other pins not under test = 0V	I _I	-4	-	4	μA	
VREF Supply Leakage Current: V _{REFDQ} = V _{DD} /2 or V _{REFCA} = V _{DD} /2 All other pins not under test = 0V	I _{VREF}	-4	-	4	μA	3,4

NOTES:

- V_{DD} and V_{DDQ} must track one another, V_{DDQ} must be less than or equal to V_{DD}, V_{SS} = V_{SSQ}.
- V_{DD} and V_{DDQ} may include AC noise of ± 50mV (250 kHz to 20MHz) in addition to the DC (0Hz to 250kHz) specifications, V_{DD} and V_{DDQ} must be at the same level for valid AC timing parameters.
- V_{REF} (see Table 19).
- The minimum limit requirement is for testing purposes. The leakage current on the V_{REF} pin should be minimal.

TABLE 18: DC ELECTRICAL CHARACTERISTICS AND INPUT CONDITIONS

All Voltages are referenced to V _{SS}						
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
VIN low; DC/commands/address busses	V _{IL}	V _{SS}	n/a	See Table 17	V	
VIN high; DC/commands/address busses	V _{IH}	See Table 17	n/a	V _{DD}	V	
Input reference voltage command/address bus	V _{REFCA} (DC)	0.49 x V _{DD}	0.5 x V _{DD}	0.51 x V _{DD}	V	1,2
I/O reference voltage DQ bus	V _{REFDQ} (DC)	0.49 x V _{DD}	0.5 x V _{DD}	0.51 x V _{DD}	V	2,3
I/O reference voltage DQ bus in SELF REFRESH	V _{REFDQ} (SR)	V _{SS}	0.5 x V _{DD}	V _{DD}	V	4
Command/address termination voltage (system level, not direct DRAM input)	V _{TT}	-	0.5 x V _{DDQ}	-	V	5

NOTES:

- V_{REFCA}(DC) is expected to be approximately 0.5 x V_{DD} and to track variations in the DC level. Externally generated peak noise (non-common mode) on V_{REFCA} may not exceed ± 1% x V_{DD} around the V_{REFCA}(DC) value. Peak-to-peak AC noise on V_{REFCA} should not exceed ± 2% of V_{REFCA}(DC).
- DC values are determined to be less than 20MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20MHz in frequency.
- V_{REFDQ}(DC) is expected to be approximately 0.5 x V_{DD} and to track variations in the DC level. Externally generated peak noise (noncommon mode) on V_{REFDQ} may not exceed ± 1% x V_{DD} around the V_{REFDQ}(DC) value. Peak-to-peak AC noise on V_{REFDQ} should not exceed ± 2% of V_{REFDQ}(DC).
- V_{REFDQ}(DC) may transition to V_{REFDQ}(SR) and back to V_{REFDQ}(DC) when in SELF zREFRESH, within restrictions outlined in the SELF REFRESH section.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors. MIN and MAX values are system-dependent.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 19: INPUT SWITCHING CONDITIONS


Parameter/Condition	Symbol	1333 Mbs 1600 Mbs	1866 Mbs	UNITS
Command and Address				
Input high AC voltage: Logic 1	V _{IH} (AC160) MIN	+160	-	mV
Input high AC voltage: Logic 1	V _{IH} (AC135) MIN	+135	135	mV
Input high DC voltage: Logic 1	V _{IH} (DC125) MIN	+125	+125	mV
Input high DC voltage: Logic 0	V _{IL} (DC125) MAX	-125	-125	mV
Input high AC voltage: Logic 0	V _{IL} (AC135) MAX	-135	-135	mV
Input high AC voltage: Logic 0	V _{IL} (AC160) MAX	-160	-	mV
DQ and DM				
Input high AC voltage: Logic 1	V _{IH} (AC160) MIN	+160	-	mV
Input high AC voltage: Logic 1	V _{IH} (AC135) MIN	+135	135	mV
Input high DC voltage: Logic 1	V _{IH} (DC125) MIN	-	+130	mV
Input high DC voltage: Logic 0	V _{IL} (DC125) MAX	-	-130	mV
Input high AC voltage: Logic 0	V _{IL} (AC135) MAX	-135	-135	mV
Input high AC voltage: Logic 0	V _{IL} (AC160) MAX	-160	-	mV

NOTES:

- All voltages are referenced to V_{REF}, V_{REF} is V_{REFCA} for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. V_{REF} is V_{REFDQ} for DQ and DM inputs.
- Input setup timing parameters (t_{IS} and t_{DS}) are referenced at V_{IL}(AC)/V_{IH}(AC), not V_{REF}(DC).
- Input hold timing parameters (t_{IH} and t_{DH}) are referenced at V_{IL}(DC)/V_{IH}(DC), not V_{REF}(AC).
- Single-ended input slew rate = 1V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).

OPERATING CONDITIONS

FIGURE 6 - INPUT SIGNAL





Notes: 1. Numbers in diagrams reflect nominal values.

AC OVERSHOOT/UNDERSHOOT SPECIFICATION
TABLE 20: CONTROL AND ADDRESS PINS

Parameter	1333 Mbs	1600 Mbs	1866 Mbs
Maximum peak amplitude allowed for overshoot area (see Figure 7)	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 8)	0.4V	0.4V	0.4V
Maximum overshoot area above V_{cc} (see Figure 7)	0.4Vns	0.33Vns	0.28Vns
Maximum undershoot area below V_{ss} (see Figure 8)	0.4Vns	0.33Vns	0.28Vns

TABLE 21: CLOCK, DATA, STROBE, AND MASK PINS

Parameter	1333 Mbs	1600 Mbs	1866 Mbs
Maximum peak amplitude allowed for overshoot area (see Figure 7)	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 8)	0.4V	0.4V	0.4V
Maximum overshoot area above V_{cc}/V_{ccQ} (see Figure 7)	0.15Vns	0.13Vns	0.11Vns
Maximum undershoot area below V_{ss}/V_{ssQ} (see Figure 8)	0.15Vns	0.13Vns	0.11Vns

FIGURE 7 & 8: OVERSHOOT/UNDERSHOOT SPECIFICATIONS
Figure 7: Overshoot

Figure 8: Undershoot


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 22: DIFFERENTIAL INPUT OPERATING CONDITIONS (CKx, CKx\, DQSx, AND DQSx\)

Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Differential input voltage, logic high - slew	V _{IH} DIFF(AC)slew	+180	n/a	mV	4
Differential input voltage, logic low - slew	V _{IL} DIFF(AC)slew	n/a	-200	mV	4
Differential input voltage, logic high	V _{IH} DIFF(AC)	2x(V _{IH} (AC)-V _{REF})	V _{DD} /V _{DDQ}	mV	5
Differential input voltage, logic low	V _{IL} DIFF(AC)	V _{SS} /V _{SSQ}	2x(V _{IH} (AC)-V _{REF})	mV	6
Differential input crossing voltage relative to V _{DD} /2 for DQS, DQS\, CK, CK\	V _{IX}	V _{REF} (DC) - 150	V _{REF} (DC) + 150	mV	7
Differential input crossing voltage relative to V _{DD} /2 for CK, CK\	V _{IX} (175)	V _{REF} (DC) - 175	V _{REF} (DC) + 175	mV	7,8
Single-ended high level for strobes	V _{SHE}	V _{DDQ} /2 + V _{IH} (AC)	V _{DDQ}	mV	5
Single-ended high level for CK, CK\		V _{DD} /2 + V _{IH} (AC)	V _{DD}		
Single-ended low level for strobes	V _{SEL}	V _{SSQ}	V _{DDQ} /2-V _{IL} (AC)	mV	6
Single-ended low level for CK, CK\		V _{SS}	V _{DD} /2-V _{IL} (AC)		

NOTES:

- Clock is referenced to V_{DD}D and V_{SS}. Data strobe is referenced to V_{DD}Q and V_{SS}Q.
- Reference is V_{REF}CA(DC) for clock and for V_{REF}DQ(DC) for strobe.
- Differential input slew rate = 2V/ms.
- Defines slew rate reference points relative to input crossing voltages.
- MAX limit is relative to single-ended signals, the overshoot specifications are applicable.
- MIN limit is relative to single-ended signals, the undershoot specifications are applicable.
- The typical value of V_{IX}(AC) is expected to be about 0.5 x V_{DD} of the transmitting device and V_{IX}(AC) is expected to track variations in V_{DD}. V_{IX}(AC) indicates the voltage at which differential input signals must cross.
- The V_{IX} extended range (±175mV) is allowed only for the clock and this V_{IX} extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing V_{SEL}, V_{SEH} of at least V_{DD}/2 ±250mV, and the differential slew rate of CK, CK\ is greater than 3V/ns.

OVERSHOOT/UNDERSHOOT SPECIFICATIONS

FIGURE 9 - V_{ix} FOR DIFFERENTIAL SIGNALS






FIGURE 10 - SINGLE-ENDED REQUIREMENTS FOR DIFFERENTIAL SIGNALS



OVERSHOOT/UNDERSHOOT SPECIFICATIONS
FIGURE 11 - DEFINITION OF DIFFERENTIAL AC-SWING AND t_{DVAC}

TABLE 23: DIFFERENTIAL INPUT OPERATING CONDITIONS (t_{DVAC}) FOR CK_x, CK_xl, DQS_x, AND DQS_xl

t_{DVAC} (ps) @ [VIHDIFF(AC) to VILDIFF(AC)]				
Slew Rate	1333/1600 Mbs		1866Mbs	
	320mV	270mV	270mV	250mV
>4.0	189	163	163	168
4.0	189	163	153	168
3.0	162	140	140	147
2.0	109	95	108	105
1.9	91	80	95	91
1.6	69	62	80	74
1.4	40	37	62	52
1.2	Note 1	5	37	22
1.0	Note 1		5	Note 1
<1.0	Note 1		Note 1	Note 1

Note 1: Rising input signal shall become equal to or greater than $V_{ih}(ac)$ level and Falling input shall become equal or less than $V_{il}(ac)$

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS

Setup (^tIS and ^tDS) nominal slew rate for a rising signal is defined as the slew-rate between the last crossing of VREF and the first crossing of VIH(AC) MIN. Setup (^tIS and ^tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF and the first crossing of VIL(AC) MAX.

rate between the last crossing of VIL(DC) MAX and the first crossing of VREF. Hold (^tIH and ^tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF.


Hold (^tIH and ^tDH) nominal slew rate for a rising signal is defined as the slew

TABLE 24: SINGLE-ENDED INPUT SLEW RATE

Input Slew Rate (Linear Signals)		Measured		Calculation
Input	Edge	From	To	
Setup	Rising	VREF	VIH(AC)MIN	$\frac{V_{IH(AC) MIN} - V_{REF}}{\Delta T_{FSse}}$
	Falling	VREF	VIL(AC)MAX	$\frac{V_{REF} - V_{IL(AC) MAX}}{\Delta T_{FSse}}$
Hold	Rising	VIL(DC)Max	VREF	$\frac{V_{REF} - V_{IL(DC) MAX}}{\Delta T_{FHse}}$
	Falling	VIH(DC)MIN	VREF	$\frac{V_{IH(DC) MIN} - V_{REF}}{\Delta T_{RSHse}}$

SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS

FIGURE 12 - NOMINAL SLEW RATE DEFINITION FOR SINGLE-ENDED INPUT SIGNALS




SLEW RATE DEFINITIONS FOR DIFFERENTIAL INPUT SIGNALS

Input slew rate for differential signals (CKx, CKx1, UDQSx, UDQSx1, LDQSx and LDQSx1) are defined and measured as shown in Table 25. The nominal slew rate for a rising signal is defined as the slew rate between $V_{IL(DIFF) MAX}$ and $V_{IH(DIFF) MIN}$. The nominal slew rate for a falling signal is defined as the slew rate between $V_{IH(DIFF) MIN}$ and $V_{IL(DIFF) MAX}$.


TABLE 25: DIFFERENTIAL INPUT SLEW RATE DEFINITION

Input Slew Rate (Linear Signals)		Measured		Calculation
Input	Edge	From	To	
CK and DQS Reference	Rising	$V_{IL(DIFF) MAX}$	$V_{IH(DIFF) MIN}$	$\frac{V_{IH(DIFF) MIN} - V_{IL(DIFF) MAX}}{\Delta TR(DIFF)}$
	Falling	$V_{IH(DIFF) MIN}$	$V_{IL(DIFF) MAX}$	$\frac{V_{IH(DIFF) MIN} - V_{IL(DIFF) MAX}}{\Delta TF(DIFF)}$

FIGURE 13 - NOMINAL DIFFERENTIAL INPUT SLEW RATE DEFINITION FOR DQS, DQS# AND CK, CK#


ODT CHARACTERISTICS

ODT's effective resistance R_{TT} is defined by MR1[9,6 and 2]. ODT is applied to the DQx, DMx, DQSx, and DQSx\ balls. The ODT target values are listed in Table 29.

FIGURE 14 - ODT LEVELS AND I-V CHARACTERISTICS

TABLE 26: ON-DIE TERMINATION DC ELECTRICAL CHARACTERISTICS

Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
R_{TT} effective impedance	R_{TT_EFF}		See Table 27			1, 2, 4
Deviation of VM with respect to $V_{DDQ}/2$	ΔVM	-5		5	%	1, 2, 3, 4

NOTES:

- Tolerance limits are applicable after a proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ}=V_{DD}$, $V_{SSQ}=V_{SS}$). Refer to "ODT Sensitivity" on page 38 if either the temperature or voltage changes after calibration.
- Measurement definition for R_{TT} : Apply $V_{IH}(AC)$ to a pin under test and measure the current $I[V_{IH}(AC)]$, then apply $V_{IL}(AC)$ to pin under test and measure current $I[V_{IL}(AC)]$:

$$R_{TT} = \frac{V_{IH}(AC) - V_{IL}(AC)}{I[V_{IH}(AC)] - I[V_{IL}(AC)]}$$

- Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left[\frac{2 \times VM}{V_{DDQ}} - 1 \right] \times 100$$

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 27: RTT EFFECTIVE IMPEDANCES

MR1 [9,6,2]	R _{TT}	Resistor	V _{OUT}	MIN	TYP	MAX	UNITS
0, 1, 0	120Ω	RTT120PD240	0.2 x V _{DDQ}	0.6	1.0	1.15	RZQ/1
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/1
			0.8 x V _{DDQ}	0.9	1.0	1.45	RZQ/1
		RTT120PU240	0.2 x V _{DDQ}	0.9	1.0	1.45	RZQ/1
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/1
			0.8 x V _{DDQ}	0.9	1.0	1.15	RZQ/1
120Ω		V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.65	RZQ/2	
0, 0, 1	60Ω	RTT60PD120	0.2 x V _{DDQ}	0.6	1.0	1.15	RZQ/2
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/2
			0.8 x V _{DDQ}	0.9	1.0	1.45	RZQ/2
		RTT60PU240	0.2 x V _{DDQ}	0.9	1.0	1.45	RZQ/2
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/2
			0.8 x V _{DDQ}	0.9	1.0	1.15	RZQ/2
60Ω		V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.65	RZQ/4	
0, 1, 1	40Ω	RTT40PD80	0.2 x V _{DDQ}	0.6	1.0	1.15	RZQ/3
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/3
			0.8 x V _{DDQ}	0.9	1.0	1.45	RZQ/3
		RTT40PU80	0.2 x V _{DDQ}	0.9	1.0	1.45	RZQ/3
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/3
			0.8 x V _{DDQ}	0.9	1.0	1.15	RZQ/3
40Ω		V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.65	RZQ/6	
1, 0, 1	30Ω	RTT30PD60	0.2 x V _{DDQ}	0.6	1.0	1.15	RZQ/4
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/4
			0.8 x V _{DDQ}	0.9	1.0	1.45	RZQ/4
		RTT30PU60	0.2 x V _{DDQ}	0.9	1.0	1.45	RZQ/4
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/4
			0.8 x V _{DDQ}	0.9	1.0	1.15	RZQ/4
30Ω		V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.65	RZQ/8	
1, 0, 0	20Ω	RTT20PD40	0.2 x V _{DDQ}	0.6	1.0	1.15	RZQ/6
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/6
			0.8 x V _{DDQ}	0.9	1.0	1.45	RZQ/6
		RTT20PU40	0.2 x V _{DDQ}	0.9	1.0	1.45	RZQ/6
			0.5 x V _{DDQ}	0.9	1.0	1.15	RZQ/6
			0.8 x V _{DDQ}	0.9	1.0	1.15	RZQ/6
20Ω		V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.65	RZQ/12	

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ODT SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 26 can be expected to widen according to Tables 28 and 29.

TABLE 28: ODT SENSITIVITY DEFINITION

Symbol	MIN	MAX	UNITS
R _{TT}	$0.9 - dR_{TTdT} \times dR_{TTdV} \times [DV]$	$1.6 + dR_{TTdT} \times [DT] + dR_{TTdV} \times [DV]$	RZQ/(2, 4, 6, 8, 12)

Note: $T = \Delta T - T(@\text{calibration})$, $\Delta V = V_{DDQ} - V_{DDQ}(@\text{calibration})$, $V_{DD} = V_{DDQ}$

TABLE 29 - ODT TEMPERATURE & VOLTAGE SENSITIVITY


Change	MIN	MAX	UNITS
dR _{TTdT}	0	1.5	0
dR _{TTdV}	0	0.15	0

Note: $T = \Delta T - T(@\text{calibration})$, $\Delta V = V_{DDQ} - V_{DDQ}(@\text{calibration})$, $V_{DD} = V_{DDQ}$

ODT TIMING DEFINITIONS

ODT loading differs from that used in AC timing measurements. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off Asynchronously and, another defines when ODT turns on or off dynamically. Table 30 outlines and provides definition and measurement reference settings for each parameter.

ODT turn-on time begins when the output leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves LOW-Z and ODT resistance begins to turn-off.


FIGURE 15 - ODT TIMING REFERENCE LOAD


ODT TIMING DEFINITIONS
TABLE 30: ODT TIMING DEFINITIONS

Symbol	Begin Point Definition	End Point Definition	Figure
t_{AON}	Rising edge of CK-CK\ defined by the end point of ODTL on	Extrapolated point at V _{ssQ}	Figure 16
t_{AOFF}	Rising edge of CK-CK\ defined by the end point of ODTL off	Extrapolated point at V _{RTT_NOM}	Figure 16
t_{AONPD}	Rising edge of CK-CK\ with ODT first being registered HIGH	Extrapolated point at V _{ssQ}	Figure 17
t_{AOFPD}	Rising edge of CK-CK\ with ODT first being registered LOW	Extrapolated point at V _{RTT_NOM}	Figure 17
t_{ADC}	Rising edge of CK-CK\ defined by the end point of ODTLCNW, ODTLCWN4, or ODTLCWN8	Extrapolated points at V _{RTT_WR} and V _{RTT_NOM}	Figure 18

TABLE 31: REFERENCE SETTINGS FOR ODT TIMING MEASUREMENTS

Measured Parameter	R _{TT_NORM} Setting	R _{TT_WR} Setting	V _{SW1}	V _{SW2}
t_{AON}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
t_{AOFF}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
t_{AONPD}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
t_{AOFPD}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
t_{ADC}	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV

FIGURE 16 - t_{AON} AND t_{AOFF} DEFINITIONS


ODT CHARACTERISTICS

FIGURE 17 - t_{AONPD} AND t_{AOFPD} DEFINITION






FIGURE 18 - t_{ADC} DEFINITION



OUTPUT DRIVER IMPEDANCE
FIGURE 19 - OUTPUT DRIVER

34 OHM OUTPUT DRIVER IMPEDANCE

The 34Ω driver (MR1[5,1]=01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34Ω driver only. Its impedance RON is defined by the value of the external reference resistor RZQ as follows: $R_{ON34} = RZQ/7$ (with nominal $RZQ = 240\Omega \pm 1\%$) and is actually $34.3\Omega \pm 1\%$. The 34Ω output driver impedance characteristics are listed in Table 32.

TABLE 32: 34Ω DRIVER IMPEDANCE CHARACTERISTICS

MR1[5,1]	RON	RESISTOR	VOUT	MIN	TYP	MAX	UNITS	NOTES
0, 1	34.3Ω	RON34PD	0.2/VDDQ	0.6	1.0	1.15	RZQ/7	1
			0.5/VDDQ	0.9	1.0	1.15	RZQ/7	1
			0.8/VDDQ	0.9	1.0	1.45	RZQ/7	1
		RON34PU	0.2/VDDQ	0.9	1.0	1.45	RZQ/7	1
			0.5/VDDQ	0.9	1.0	1.15	RZQ/7	1
			0.8/VDDQ	0.6	1.0	1.15	RZQ/7	1
Pull-Up/Pull-Down mismatch (MMPUD)			0.5/VDDQ	-10	n/a	10	%	1, 2

NOTES:

- Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ} = V_{DD}$, $V_{SSQ} = V_{SS}$). Refer to "34 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- Measurement definition for mismatch between pull-up and pull-down (MMPUD). Measure both R_{ONPU} and R_{ONPD} at $0.5 \times V_{DDQ}$:

$$MMPUD = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON(NOM)}}$$

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
34 OHM OUTPUT DRIVER IMPEDANCE
34 OHM DRIVER

The 34Ω driver's current range has been calculated and summarized in Table 34 for $V_{DD}=1.35V$, Table 35 for $V_{DD}=1.4175V$ and Table 36 for $V_{DD}=1.2825V$. The individual pull-up and pull-down resistors (R_{ON34PD} and R_{ON34PU}) are defined as follows with the Impedance Calculations listed in Table 36.

- $R_{ON34PD}=(V_{OUT})/[I_{OUT}]$: R_{ON34PU} is turned off
- $R_{ON34PU}=(V_{DDQ}-V_{OUT})/[I_{OUT}]$: R_{ON34PD} is turned off

TABLE 33: 34Ω DRIVER PULL-UP AND PULL-DOWN IMPEDANCE

R _{ON}		MIN	TYP	MAX	UNITS		
RZQ = 240Ω±1%		237.6	240	242.4	Ω		
RZQ = (240Ω±1%)/7		33.9	34.3	34.6	Ω		
MR1[5,1]	R _{ON}	RESISTOR	V _{OUT}	MIN	TYP	MAX	UNITS
0, 1	34.3Ω	R _{ON34PD}	0.2/V _{DDQ}	20.4	34.3	38.1	Ω
			0.5/V _{DDQ}	30.5	34.3	38.1	Ω
			0.8/V _{DDQ}	30.5	34.3	48.5	Ω
		R _{ON34PU}	0.2/V _{DDQ}	30.5	34.3	48.5	Ω
			0.5/V _{DDQ}	30.5	34.3	38.1	Ω
			0.8/V _{DDQ}	20.4	34.3	38.1	Ω

TABLE 34: 34Ω DRIVER IOH/IOL CHARACTERISTICS: V_{DD} = V_{DDQ} = 1.35V

MR1[5,1]	R _{ON}	RESISTOR	V _{OUT}	MIN	TYP	MAX	UNITS
0, 1	34.3Ω	R _{ON34PD}	IOL @ 0.2 x V _{DDQ}	13.3	7.9	7.1	mA
			IOL @ 0.5 x V _{DDQ}	22.1	19.7	17.7	mA
			IOL @ 0.8 x V _{DDQ}	35.4	31.5	22.3	mA
		R _{ON34PU}	IOL @ 0.2 x V _{DDQ}	35.4	31.5	22.3	mA
			IOL @ 0.5 x V _{DDQ}	22.1	19.7	17.7	mA
			IOL @ 0.8 x V _{DDQ}	13.3	7.9	7.1	mA

TABLE 35: 34Ω DRIVER IOH/IOL CHARACTERISTICS: V_{DD}=V_{DDQ}=1.4175V

MR1[5,1]	R _{ON}	RESISTOR	V _{OUT}	MIN	TYP	MAX	UNITS
0, 1	34.3Ω	R _{ON34PD}	IOL @ 0.2 x V _{DDQ}	14.2	8.5	7.6	mA
			IOL @ 0.5 x V _{DDQ}	23.7	21.1	19.0	mA
			IOL @ 0.8 x V _{DDQ}	38.0	33.8	23.9	mA
		R _{ON34PU}	IOL @ 0.2 x V _{DDQ}	38.0	33.8	23.9	mA
			IOL @ 0.5 x V _{DDQ}	23.7	21.1	19.0	mA
			IOL @ 0.8 x V _{DDQ}	14.2	8.5	7.6	mA

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
34 OHM OUTPUT DRIVER IMPEDANCE
TABLE 36: 34Ω DRIVER IOH/IOL CHARACTERISTICS: VDD=VDDQ=1.2825V

MR1[5,1]	RON	RESISTOR	Vout	MAX	TYP	MIN	UNITS
0, 1	34.3Ω	RON34PD	IOL @ 0.2 x VDDQ	12.6	7.5	6.7	mA
			IOL @ 0.5 x VDDQ	21.0	18.7	16.8	mA
			IOL @ 0.8 x VDDQ	33.6	29.9	21.2	mA
		RON34PU	IOL @ 0.2 x VDDQ	33.6	29.9	21.2	mA
			IOL @ 0.5 x VDDQ	21.0	18.7	16.8	mA
			IOL @ 0.8 x VDDQ	12.6	7.5	6.7	mA

34Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after ZQ calibration, the tolerance limits listed in Table 32 can be expected to widen according to Table 37 and 38.

TABLE 37: 34Ω OUTPUT DRIVER SENSITIVITY DEFINITION

Symbol	MIN	MAX	UNITS
RON @ 0.2 x VDDQ	0.6 - dRondTL x [ΔT] + dRondVL x [ΔV]	1.1 - dRondTL x [ΔT] + dRondVL x [ΔV]	RZQ/7
RON @ 0.5 x VDDQ	0.9 - dRondTM x [ΔT] + dRondVM x [ΔV]	1.1 - dRondTM x [ΔT] + dRondVM x [ΔV]	RZQ/7
RON @ 0.8 x VDDQ	0.9 - dRondTH x [ΔT] + dRondVH x [ΔV]	1.4 - dRondTH x [ΔT] + dRondVH x [ΔV]	RZQ/7
RON @ 0.2 x VDDQ	0.9 - dRondTL x [ΔT] + dRondVL x [ΔV]	1.4 - dRondTL x [ΔT] + dRondVL x [ΔV]	RZQ/7
RON @ 0.5 x VDDQ	0.9 - dRondTM x [ΔT] + dRondVM x [ΔV]	1.1 - dRondTM x [ΔT] + dRondVM x [ΔV]	RZQ/7
RON @ 0.8 x VDDQ	0.6 - dRondTH x [ΔT] + dRondVH x [ΔV]	1.1 - dRondTHL x [ΔT] + dRondVH x [ΔV]	RZQ/7

TABLE 38: 34Ω OUTPUT DRIVER VOLTAGE AND TEMPERATURE SENSITIVITY

Change	MIN	MAX	UNITS
dRondTM	0	1.5	%/°C
dRondVM	0	0.13	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.13	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.13	%/mV

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ALTERNATIVE 40 OHM DRIVER
TABLE 39 - 40Ω DRIVER IMPEDANCE CHARACTERISTICS

MR1[5,1]	RON	RESISTOR	V _{OUT}	MIN	TYP	MAX	UNITS	NOTES
0, 0	40.0Ω	RON40PD	0.2/V _{DDQ}	0.6	1.0	1.15	RZQ/6	1
			0.5/V _{DDQ}	0.9	1.0	1.15	RZQ/6	1
			0.8/V _{DDQ}	0.9	1.0	1.45	RZQ/6	1
		RON40PU	0.2/V _{DDQ}	0.9	1.0	1.45	RZQ/6	1
			0.5/V _{DDQ}	0.9	1.0	1.15	RZQ/6	1
			0.8/V _{DDQ}	0.6	1.0	1.15	RZQ/6	1
Pull-Up/Pull-Down mismatch (MMPUPD)			0.5/V _{DDQ}	-10	n/a	10	%	1, 2

NOTES:

- Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (V_{DDQ} = V_{DD}, V_{SSQ} = V_{SS}). Refer to “40 Ohm drive sensitivity” if either the temperature or the voltage changes after calibration
- Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both RONPU and RONPD at 0.5 x V_{DDQ}:

$$MMPUPD = \frac{RON(PU) - RON(PD)}{RON(NOM)} \times 100$$

40Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 39 can be expected to widen according to Table 40 and 41.

TABLE 40: 40Ω OUTPUT DRIVER SENSITIVITY DEFINITION

Symbol	MIN	MAX	UNITS
RON(PD) @ 0.2 x V _{DDQ}	0.9 - dRONdTH x [ΔT] + dRONdVL x [ΔV]	1.1 - dRONdTL x [ΔT] + dRONdVL x ΔV	RZQ/6
RON(PD) @ 0.5 x V _{DDQ}	0.9 - dRONdTM x [ΔT] + dRONdVM x [ΔV]	1.1 - dRONdTM x [ΔT] + dRONdVM x ΔV	RZQ/6
RON(PD) @ 0.8 x V _{DDQ}	0.9 - dRONdTL x [ΔT] + dRONdVH x [ΔV]	1.4 - dRONdTH x [ΔT] + dRONdVH x ΔV	RZQ/6
RON(PU) @ 0.2 x V _{DDQ}	0.9 - dRONdTL x [ΔT] + dRONdVL x [ΔV]	1.4 - dRONdTL x [ΔT] + dRONdVL x ΔV	RZQ/6
RON(PU) @ 0.5 x V _{DDQ}	0.9 - dRONdTL x [ΔT] + dRONdVM x [ΔV]	1.1 - dRONdTM x [ΔT] + dRONdVM x ΔV	RZQ/6
RON(PU) @ 0.8 x V _{DDQ}	0.9 - dRONdTL x [ΔT] + dRONdVH x [ΔV]	1.1 - dRONdTH x [ΔT] + dRONdVH x ΔV	RZQ/6

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ALTERNATIVE 40 OHM DRIVER
TABLE 41: 40Ω OUTPUT DRIVER VOLTAGE AND TEMPERATURE SENSITIVITY

Change	MIN	MAX	UNITS
dRondTM	0	1.5	%/°C
dRondVM	0	0.15	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.15	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.15	%/mV

OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS

The SDRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized in Table 42 while the differential output driver is summarized in Table 43.

TABLE 42: SINGLE-ENDED OUTPUT DRIVER CHARACTERISTICS

Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled; 0V ≤ VOUT ≤ VDDQ; ODT is disabled; ODT is HIGH	IOZ	-5	5	uA	1
Output slew rate: Single-ended; for rising and falling edges, measure between VOL(AC) = VREF - 0.1 x VDDQ and VOH (AC) = VREF + 0.1 x VDDQ	SRQSE	1.75	6	V/ns	1, 2, 3, 4
Single-ended DC high-level output voltage	VOH(DC)	0.8 x VDDQ		V	1, 2, 5
Single-ended DC mid-point level output voltage	VOM(DC)	0.5 x VDDQ		V	1, 2, 5
Single-ended DC low-point level output voltage	VOL(DC)	0.2 x VDDQ		V	1, 2, 5
Single-ended DC high-point level output voltage	VOH(AC)	VTT + 0.1 x VDDQ		V	1, 2, 3, 6
Single-ended DC low-point level output voltage	VOL(AC)	VTT - 0.1 x VDDQ		V	1, 2, 3, 6
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output to VTT (VDDQ/2) via 25Ω resistor				3

NOTES:


- RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VSSQ = VSS).
- VTT = VDDQ/2
- See Figure 22
- The 6V/ns maximum is applicable for a single DQ signal when it is switching from either HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are combinations, the maximum limit of 6V/ns maximum is reduced to 5V/ns.
- See Table 32. Do not use AC Test load.
- See Table 23
- See Table 24
- See Figure 20

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 43: DIFFERENTIAL DRIVER CHARACTERISTICS

Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled; $0V \leq V_{OUTS} \leq V_{DDQ}$; ODT is HIGH	IOZ	-5	5	uA	1
Output slew rate: Differential; for rising and falling edges, measure between $V_{OLDIFF}(AC) = -0.2 \times V_{DDQ}$ and $V_{OH}(AC) = +0.2 \times V_{DDQ}$	SRQDIFF	3.5	12	V/ns	1
Differential high-level output voltage	$V_{OHDIFF}(AC)$	+ 0.2 x V_{DDQ}		V	1, 4
Differential low-level output voltage	$V_{OLDIFF}(AC)$	- 0.2 x V_{DDQ}		V	1, 4
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 5
Test load for AC timing and output slew rates		Output to V_{TT} ($V_{DDQ}/2$) via 25Ω resistor			3

NOTES:

- RZQ of 240Ω ($\pm 1\%$) with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ} = V_{DD}$, $V_{SSQ} = V_{SS}$).
- $V_{REF} = V_{DDQ}/2$
- See Figure 22
- See Table 44
- See Table 32
- See Figure 21

FIGURE 20 - DQ OUTPUT SIGNAL




OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS
FIGURE 21 - DIFFERENTIAL OUTPUT SIGNAL

REFERENCE OUTPUT LOAD

Figure 22 represents the effective reference load of 25Ω used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by any specific Industry test system/apparatus. System designers should use IBIS or other simulation tools to correlate the timing reference load presented or exhibited on the system or system environment.


FIGURE 22 - REFERENCE OUTPUT LOAD FOR AC TIMING AND OUTPUT SLEW RATE


SLEW RATE DEFINITIONS FOR SINGLE-ENDED OUTPUT SIGNALS

The single-ended output driver is summarized in Table 42. With the reference load for timing measurements, the output slew-rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals as indicated in Table 44 and Figure 23.

TABLE 44: SINGLE-ENDED OUTPUT SLEW RATE

Output Slew Rate (Linear Signals)		Measured		Calculation
Output	Edge	From	To	
DQ	Rising	$V_{OL(AC)}$	$V_{OH(AC)}$	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TR_{SE}}$
	Falling	$V_{OH(AC)}$	$V_{OL(AC)}$	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TF_{SE}}$


FIGURE 23 - NOMINAL SLEW RATE DEFINITION FOR SINGLE-ENDED OUTPUT SIGNALS


SLEW RATE DEFINITIONS FOR DIFFERENTIAL OUTPUT SIGNALS

The differential output driver is summarized in Table 43. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for differential signals, as shown in Table 45 and Figure 33.

TABLE 45: DIFFERENTIAL OUTPUT SLEW RATE DEFINITION

Output Slew Rate (Linear Signals)		Measured		Calculation
Output	Edge	From	To	
DQS, DQS $\bar{}$	Rising	$V_{OLDIFF(AC)}$	$V_{OHDIFF(AC)}$	$\frac{V_{OHDIFF(AC)} - V_{OLDIFF(AC)}}{\Delta TR_{DIFF}}$
	Falling	$V_{OHDIFF(AC)}$	$V_{OLDIFF(AC)}$	$\frac{V_{OHDIFF(AC)} - V_{OLDIFF(AC)}}{\Delta TF_{DIFF}}$

FIGURE 24 - NOMINAL DIFFERENTIAL OUTPUT SLEW RATE DEFINITION FOR DQS, DQS#


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 46: SPEED BINS

		-15 (1333 Mbs) [CWL=1.5; 9-9-9]		-12 (1600 Mbs) [CWL=1.25; 11-11-11]		-107 (1866 Mbs) [CWL=1.07; 13-13-13]			
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
ACTIVATE to internal READ or WRITE delay time	t _{RCD}	13.5	-	13.75	-	13.91		ns	
PRECHARGE command period	t _{RP}	13.5	-	13.75	-	13.91		ns	
ACTIVATE-to-ACTIVATE or REFRESH command period	t _{RC}	49.5	-	48.75	-	47.91		ns	
ACTIVATE-to-PRECHARGE command period	t _{RAS}	36	9 x t _{REFI}	35	9 x t _{REFI}	34		ns	1
CL=5	CWL=5	t _{CK} (AVG)	3	3.3	3	3.3	3	ns	2
	CWL=6	t _{CK} (AVG)						ns	3
	CWL=7	t _{CK} (AVG)						ns	3
CL=6	CWL=5	t _{CK} (AVG)	2.5	3.3	2.5	3.3	2.5	ns	2
	CWL=6	t _{CK} (AVG)						ns	3
	CWL=7	t _{CK} (AVG)						ns	3
CL=7	CWL=5	t _{CK} (AVG)						ns	3
	CWL=6	t _{CK} (AVG)	1.875	<2.5	1.875	<2.5	1.875	ns	2,3
	CWL=7	t _{CK} (AVG)						ns	3
CL=8	CWL=5	t _{CK} (AVG)						ns	3
	CWL=6	t _{CK} (AVG)						ns	3
	CWL=7	t _{CK} (AVG)	1.5	<1.875	1.5	<1.875	1.875	ns	2,3
Supported CL Settings			7, 8, 9, 10	5, 6, 7, 8, 9, 10, 11		5 - 11, 13		CK	
Supported CWL Settings			5, 6, 7	5, 6, 7, 8		5, 6, 7, 8, 9		CK	

NOTES:

- t_{REFI} depends on t_{OPER}
- The CL and CWL setting result in t_{CK} requirements. When making a selection of t_{CK}, both CL and CWL requirement settings need to be fulfilled.
- Reserved (filled blocks) settings are not allowed.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 47 (SHEET 1 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	-15 (1333 Mbs) [CWL=-1.5; 9-9-9]		-12 (1600 Mbs) [CWL=-1.25; 11-11-11]		-11 (DDR3-1866) [CWL=1.07; 13-13-13]		Units	Notes		
		MIN	MAX	MIN	MAX	MIN	MAX				
Clock period average: DLL disable mode	^t CKDLL_DIS	8	7800	8	7800	8	7800	ns	9,42		
		8	3900	8	3900	8	3900				
		8	2900	8	2900	-	-				
See SPEED BIN TABLE (#49) for tCK range allowed											
Clock period average: DLL enable mode	^t CK (AVG)									ns	10,11
HIGH pulse width average	^t CH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
LOW pulse width average	^t CL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Clock period JITTER	^t JITTER	-80	80	-70	70	-60	60	-60	60	ps	13
	^t JITTER, LCK	-70	70	-60	60	-50	50	-50	50	ps	13
Clock absolute period	^t CLK (ABS)	MIN=tCK (AVG) MIN+tJITTER MIN; MAX=tCK (AVG) MAX+tJITTER MAX								ps	
Clock absolute HIGH pulse width	^t CH (ABS)	0.43	-	0.43	-	0.43	-	0.43	-	tCK (AVG)	14
Clock absolute LOW pulse width	^t CL (ABS)	0.43	-	0.43	-	0.43	-	0.43	-	tCK (AVG)	15
Cycle-to-Cycle JITTER	^t JITCC	160								ps	16
	^t JITCC, LCK	140								ps	16
Cumulative error across	^t ERR2PERR	-118	118	-103	103	-88	88	-88	88	ps	17
	^t ERR3PERR	-140	140	-122	122	-105	105	-105	105	ps	17
	^t ERR4PERR	-155	155	-136	136	-117	117	-117	117	ps	17
	^t ERR5PERR	-168	168	-147	147	-126	126	-126	126	ps	17
	^t ERR6PERR	-177	177	-155	155	-133	133	-133	133	ps	17
	^t ERR7PERR	-186	186	-163	163	-139	139	-139	139	ps	17
	^t ERR8PERR	-193	193	-169	169	-145	145	-145	145	ps	17
	^t ERR9PERR	-200	200	-175	175	-150	150	-150	150	ps	17
	^t ERR10PERR	-205	205	-180	180	-154	154	-154	154	ps	17
	^t ERR11PERR	-210	210	-184	184	-158	158	-158	158	ps	17
	^t ERR12PERR	-215	215	-188	188	-161	161	-161	161	ps	17
	n = 13, 14 ... 49, 50 Cycles										
^t ERRnPER	$tERRnPER MIN = (1+0.68ln(n)) \times tJITTER MIN$ $tERRnPER MAX = (1+0.68ln(n)) \times tJITTER MAX$								ps	17	

TABLE 47 (SHEET 2 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	-15 (1333 Mbs) [CWL=1.5; 9-9-9]		-12 (1600 Mbs) [CWL=1.25; 11-11-11]		-11 (1866 Mbs) [CWL=1.07; 13-13-13]		Units	Notes
		MIN	MAX	MIN	MAX	MIN	MAX		
DQ Input Timing									
Data SETUP time to DQS, DQS\	^t DS AC160	-	-	-	-	-	-	ps	18,19
	Base (specification) VREF @ 1V/hs	-	-	-	-	-	-	ps	19,20
Data SETUP time to DQS, DQS\	^t DS AC135	30	-	10	-	70	55	ps	18,19
	Base (specification) VREF @ 1V/hs	180	-	160	-	-	-	ps	19,20
Data HOLD time from DQS, DQS\	^t DH AC90	65	-	55	-	75	60	ps	18,19
	Base (specification) VREF @ 1V/hs	165	-	145	-	110	105	ps	19,20
Minimum Data Pulse Width	^t DIPW	400	-	360	-	320	280	ps	41
DQ Output Timing									
DQS, DQS\ to DQ SKEW, per access	^t DQSQ	-	125	-	100	-	85	ps	
DQ Output HOLD time from DQS, DQS\	^t QH	0.38	-	0.38	-	0.38	-	tCK (AVG)	21
DQ LOW-Z time from CK, CK\	^t LZ (DQ)	-500	250	-500	225	-390	195	ps	22,23
DQ HIGH-A time from CK, CK\	^t HZ (DQ)	-	250	-	225	-	195	ps	22,23
DQ Strobe Input Timing									
DQS,DQS\ RISING to CK, CK\ RISING	^t DQSS	-0.25	0.25	-0.27	0.27	-0.27	0.27	CK	25
DQS, DQS\ DIFFERENTIAL Input Low pulse width	^t DQSL	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ DIFFERENTIAL Input HIGH pulse width	^t DQSH	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ FALLING Setup to CK, CK\ RISING	^t DSS	0.2	-	0.18	-	0.18	-	CK	25
DQS, DQS\ FALLING Hold from CK, CK\ RISING	^t DSH	0.2	-	0.18	-	0.18	-	CK	25
DQS, DQS\ DIFFERENTIAL WRITE preamble	^t WPRE	0.9	-	0.9	-	0.9	-	CK	
DQS, DQS\ DIFFERENTIAL WRITE postamble	^t WPST	0.3	-	0.3	-	0.3	-	CK	
DQ Strobe Output Timing									
DQS, DQS\ RISING to/from RISING CK, CK\	^t DQSK	-255	255	-225	225	-195	-195	ps	23
DQS, DQS\ RISING to/from RISING CK, CK\ when DLL is disabled	^t DQSK DLL_DIS	1	10	1	10	1	10	ns	26
DQS, DQS\ DIFFERENTIAL Output HIGH time	^t DQH	0.4	-	0.4	-	-	0.4	CK	21
DQS, DQS\ DIFFERENTIAL Output LOW time	^t DQL	0.4	-	0.4	-	-	0.4	CK	21
DQS, DQS\ LOW-Z time (RL-1)	^t LZ (DQS)	-500	250	-450	225	-390	195	ps	22,23
DQS, DQS\ HIGH-Z time (RL+BL/2)	^t HZ (DQS)	-	250	-	225	-	195	ps	22,23
DQS, DQS\ DIFFERENTIAL READ preamble	^t RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	CK	23,24
DQS, DQS\ DIFFERENTIAL READ postamble	^t RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23,27

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 47 (SHEET 3 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	Command and Address Timing						Units	Notes	
		-15 (1333 Mbs) [CWL=1.5; 9-9-9]		-125 (16006 Mbs) [CWL=1.25; 11-11-11]		-11 (1866 Mbs) [CWL=1.07; 13-13-13]				
		MIN	MAX	MIN	MAX	MIN	MAX			
DLL Locking time	^t DLK	512	-	512	-	512	-	CK	28	
CTRL, CMD, ADDR setup to CK, CK\	^t IS AC160	50	-	60	-	-	-	ps	29,30	
	VREF @ 1V/ns	240	-	220	-	-	-	ps	20,30	
CTRL, CMD, ADDR setup to CK, CK\	^t IS AC135	205	-	185	-	65	-	ps	29,30	
	VREF @ 1V/ns	340	-	320	-	200	-	ps	20,30	
CTRL, CMD, ADDR hold to CK, CK\	^t H DC90	150	-	130	-	150	-	ps	29,30	
	VREF @ 1V/ns	240	-	220	-	275	-	ps	20,30	
Minimum CTRL, CMD, ADDR pulse width	^t IPW	620	-	560	-	535	-	ps	41	
ACTIVATE to Internal READ or WRITE delay	^t RCD	See "Speed Bin Table (#49) for tRCD							ns	31
PRECHARGE command period	^t RP	See "Speed Bin Table (#49) for tRP							ns	31
ACTIVATE-to-PRECHARGE command period	^t RAS	See "Speed Bin Table (#49) for tRAS							ns	31,32
ACTIVATE-to-ACTIVATE command period	^t RCD	See "Speed Bin Table (#49) for tRC							ns	31
ACTIVATE-to-ACTIVATE minimum command period	^t RRD	MIN=greater of 4CK or 6ns		MIN=greater of 4CK or 6ns				CK	31	
		MIN=greater of 4CK or 7.5ns						CK	31	
Four ACTIVATE windows for 1KB page size	^t FAW	30	-	30	-	-	-	ns	31	
Four ACTIVATE windows for 2KB page size		45	-	40	-	35	-	ns	31	
WRITE recovery time	^t WR	MIN = 15ns; MAX = n/a							CK	31,32,33
Delay from start of internal WRITE transaction to internal READ command	^t WTR	MIN = greater of 4CK or 7.5ns; MAX = n/a							CK	31,34
READ-to-PRECHARGE time	^t RTP	MIN = greater of 4CK or 7.5ns; MAX = n/a							CK	
CAS\to-CAS\ command delay	^t CCD	MIN = 4CK; MAX = n/a							CK	
Auto precharge WRITE recovery + PRECHARGE time	^t DAL	MIN = WR + tRP / CK (AVG); MAX = n/a							CK	
MODE REGISTER SET command cycle time	^t MRD	MIN = 4CK; MAX = n/a							CK	
MODE REGISTER SET command update delay	^t MOD	MIN = greater of 12CK or 15ns; MAX = n/a							CK	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	^t MPRR	MIN = 1CK; MAX = n/a							CK	

TABLE 47 (SHEET 4 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	-15 (1333 Mbs) [CWL=1.5; 9-9-9]			-12 (1600 Mbs) [CWL=1.25; 11-11-11] [CWL=1.07; 13-13-13]			Notes
		MIN	MAX	MIN	MAX	MIN	MAX	
Calibration Timing								
ZQCL command: Long Calibration time	^t ZQINIT	512	-	512	-	512	-	CK
ZQCS command: Short Calibration Time	^t ZQOPER	256	-	256	-	256	-	CK
	^t ZQCS	64	-	64	-	64	-	CK
Initialization and RESET Timing								
Exit RESET from CKE HIGH to a valid command	^t XPR	MIN = greater of 5CK or tRFC + 10ns; MAX = n/a						CK
Begin power supply ramp to power supplies stable	^t VDDPR	MIN = n/a; MAX = 200						ms
RESET ^t LOW to power supplies stable	^t RPS	MIN = 0; MAX = 200						ms
RESET ^t LOW to I/O and RTT HIGH-Z	^t IOZ	MIN = n/a; MAX = 20						ns
REFRESH Timing								
REFRESH-to-ACTIVATE or REFRESH command period	^t RFC - 1Gb	MIN = 110; MAX = 70,200						ns
	^t RFC - 4Gb	MIN = 260; MAX = 70,200						ns
	^t RFC - 8Gb	MIN = 350; MAX = 70,200						ns
Maximum REFRESH period	-	64 (1X)						ms
		32 (2X)						ms
		24						ms
Maximum REFRESH period/interval	^t REFI	7.8						µs
		3.9						µs
		2.9						µs
SELF REFRESH Timing								
EXIT SELF REFRESH TO commands not requiring a locked DLL	^t XS	MIN = greater of 5CK or ^t RFC + 10ns; MAX = n/a						CK
EXIT SELF REFRESH TO commands requiring a locked DLL	^t XSDLL	MIN = ^t DLLK (MIN); MAX = n/a						CK
MINIMUM CKE LOW pulse width for SELF REFRESH entry to SELF REFRESH exit timing	^t CKESR	MIN = ^t CKE (MIN) + CK; MAX = n/a						CK
Valid clocks after SELF REFRESH entry or POWER-DOWN entry	^t CKSRE	MIN = greater of 5CK or 10ns; MAX = n/a						CK
Valid clocks before SELF REFRESH exit, or RESET exit	^t CKSRX	MIN = greater of 5CK or 10ns; MAX = n/a						CK

TABLE 47 (SHEET 5 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	-15 (1333 Mbs) [CWL=1.5; 9-9-9]				-12 (1600 Mbs) [CWL=1.25; 11-11-11]				-11 (1866 Mbs) [CWL=1.07; 13-13-13]				Units	Notes
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX						
POWER-DOWN Timing															
CKE MIN pulse width	^t CKE (MIN)	Greater of 3CK or 5.625ns				Greater of 3CK or 5ns				Greater of 3CK or 5ns				CK	
Command pass disable delay	^t CPDED	MIN = 2; MAX = n/a				MIN = 2; MAX = n/a				MIN = 2; MAX = n/a				CK	
POWER-DOWN entry to POWER-DOWN exit timing	^t PD	MIN = tCKE (MIN); MAX = 9 X tref!				MIN = tCKE (MIN); MAX = 9 X tref!				MIN = tCKE (MIN); MAX = 9 X tref!				CK	
Begin POWER-DOWN period prior to CKE registered HIGH	^t ANPD	WL - 1CK				WL - 1CK				WL - 1CK				CK	
POWER-DOWN entry period: ODT either synchronous or asynchronous	PDE	Greater of ^t ANPD or tRFC - REFRESH command to CKE LOW time				Greater of ^t ANPD or tRFC - REFRESH command to CKE LOW time				Greater of ^t ANPD or tRFC - REFRESH command to CKE LOW time				CK	
POWER-DOWN exit period: ODT either synchronous or asynchronous	PDX	^t ANPD + ^t XPDLL				^t ANPD + ^t XPDLL				^t ANPD + ^t XPDLL				CK	
POWER-DOWN Entry MINIMUM Timing															
ACTIVATE command to POWER-DOWN entry	^t ACTPDEN	MIN = 1				MIN = 1				MIN = 2				CK	
PRECHARGE/PRECHARGE ALL command to POWER-DOWN entry	^t PRPDEN	MIN = 1				MIN = 1				MIN = 2				CK	
REFRESH command to POWER-DOWN entry	^t REPDEN	MIN = 1				MIN = 1				MIN = 2				CK	37
MRS command to POWER-DOWN entry	^t MRS PDEN	MIN = ^t MOD (MIN)				MIN = ^t MOD (MIN)				MIN = ^t MOD (MIN)				CK	
READ/READ with AUTO PRECHARGE command to POWER-DOWN entry	^t RDPDEN	MIN = RL + 4 + 1				MIN = RL + 4 + 1				MIN = RL + 4 + 1				CK	
WRITE Command to POWER-DOWN entry	^t WRPDEN	MIN = WL + 4 + ^t WR/CK (AVG)				MIN = WL + 4 + ^t WR/CK (AVG)				MIN = WL + 4 + ^t WR/CK (AVG)				CK	
		MIN = WL + 2 + ^t WR/CK (AVG)				MIN = WL + 2 + ^t WR/CK (AVG)				MIN = WL + 2 + ^t WR/CK (AVG)				CK	
WRITE with AUTO PRECHARGE command to POWER-DOWN entry	^t WRAPDEN	MIN = WL + 4 + WR + 1				MIN = WL + 4 + WR + 1				MIN = WL + 4 + WR + 1				CK	
		MIN = WL + 2 + WR + 1				MIN = WL + 2 + WR + 1				MIN = WL + 2 + WR + 1				CK	
POWER-DOWN Exit Timing															
DLL on, any valid command, or DLL off to commands not requiring DLL locked	^t XP	MIN = Greater of 3CK or 6.0ns; MAX = n/a				MIN = Greater of 3CK or 6.0ns; MAX = n/a				MIN = Greater of 3CK or 6.0ns; MAX = n/a				CK	
PRECHARGE POWER-DOWN with DLL off to command requiring DLL locked	^t XPDLL	MIN = Greater of 10CK or 24ns; MAX = n/a				MIN = Greater of 10CK or 24ns; MAX = n/a				MIN = Greater of 10CK or 24ns; MAX = n/a				CK	28

TABLE 47 (SHEET 6 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

Parameter	Symbol	-15 (1333 Mbs) [CWL=1.5; 9-9-9]		-12 (1600 Mbs) [CWL=1.25; 11-11-11]		-107 (1866 Mbs) [CWL=1.07; 13-13-13]		Units	Notes		
		MIN	MAX	MIN	MAX	MIN	MAX				
ODT Timing											
RTT synchronous TURN-ON delay	ODTL on	CWL + AL - 2CK								CK	38
RTT synchronous TURN-OFF delay	ODTL off	CWL + AL - 2CK								CK	40
RTT TURN-ON from ODTL ON reference	^t AON	-250	250	-225	225	-195	195	ps	23,38		
RTT TURN-OFF from ODTL OFF reference	^t AOF	0.3	0.7	0.3	0.7	0.3	0.7	CK	39,40		
Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL OFF)	^t AONPD	MIN = 2; MAX = 8.5								ns	38
Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL OFF)	^t AOFFPD	MIN = 2; MAX = 8.5								ns	40
ODT HIGH time without WRITE command or with WRITE command and BC8	ODT _{H8}	MIN = 6; MAX = n/a								CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODT _{H4}	MIN = 4; MAX = n/a								CK	
Dynamic ODT Timing											
RTT_NOM-to-RTT_WR change skew	ODTL _{CNW}	WL - 2CK								CK	
RTT_WR-to-RTT_NOM change skew - BC4	ODTL _{CNW4}	4CK + ODTL OFF								CK	
RTT_WR-to-RTT_NOM change skew - BC8	ODTL _{CNW8}	6CK + ODTL OFF								CK	
RTT dynamic change skew	^t ADC	0.3	0.7	0.3	0.7	0.3	0.7	CK	39		
WRITE Leveling Timing											
First DQS, DQS\ RISING edge	^t WLMRD	40								CK	
DQS; DQS\ delay	^t WLDQSEN	25								CK	
WRITE Leveling SETUP from rising CK, CK\ crossing to rising DQS, DQS\ crossing	^t WLS	195								ps	
WRITE Leveling HOLD from rising DQS, DQS\ crossing to rising CK, CK\ crossing	^t WLH	195								ps	
WRITE Leveling output delay	^t WLO	0								ns	
WRITE Leveling output error	^t WLOE	0								ns	

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
NOTES

1. Parameters are applicable with $0^{\circ}\text{C} \leq T_A \leq +95^{\circ}\text{C}$ and $V_{DD}/V_{DDQ} = +1.35\text{V} \pm 0.0675\text{V}$.
2. All voltages are referenced to V_{SS} .
3. Output timings are only valid for RON34 output buffer selection.
4. Unit $t_{CK}(\text{AVG})$ represents the actual $t_{CK}(\text{AVG})$ of the input clock under operation. Unit CK represents one clock cycle of the input clock, counting the actual clock edges.
5. AC timing and IDD tests may use a V_{IL} -to- V_{IH} swing of up to 900mV in the test environment, but input timing is still referenced to V_{REF} (except t_{IS} , t_{IH} , t_{DS} , and t_{DH} use the AC/DC trip points and CK, CK\ and DQS, DQS\ use their crossing points). The minimum slew rate for the input signals used to test the device is 1V/ns for single-ended inputs and 2V/ns for differential inputs in the range between $V_{IL}(\text{AC})$ and $V_{IH}(\text{AC})$.
6. All timings that use time-based values (ns, μs , ms) should use $t_{CK}(\text{AVG})$ to determine the correct number of clocks (Table 47 uses CK or CK (AVG) interchangeably). In the ambient of non-interger results, all minimum limits are to be rounded up to the nearest whole integer.
7. The use of STROBE or DQSDIFF refers to the DQS and DQS\ differential crossing point when DQS is the rising edge. The use of CLOCK or CK refers to the CK and CK\ differential crossing point when CK is the rising edge.
8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is $V_{DDQ}/2$ for single-ended signals and the crossing point for differential signals.
9. When operating in DLL disable mode, LOGIC Devices, Inc. (LDI) does not warrant compliance with normal mode timings or functionality.
10. The clock's $t_{CK}(\text{AVG})$ is the average clock over any 200 consecutive clocks and $t_{CK}(\text{AVG}) \text{ MIN}$ is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20-60kHz with an additional 1% of $t_{CK}(\text{AVG})$ as a long-term jitter component; however, the spread-spectrum may not use a clock rate below $t_{CK}(\text{AVG}) \text{ MIN}$.
12. The clock's $t_{CH}(\text{AVG})$ and $t_{CL}(\text{AVG})$ are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of values specified and must be of a random Gaussian distribution in nature.
13. The period jitter (t_{JITPER}) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
14. $t_{CH}(\text{ABS})$ is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
15. $t_{CL}(\text{ABS})$ is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
16. The cycle-to-cycle jitter (t_{JITCC}) is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
17. The cumulative jitter error ($t_{ERRnPER}$), where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
18. $t_{DS}(\text{base})$ and $t_{DH}(\text{base})$ values are for a single-ended 1V/ns DQ slew rate and 2V/ns for differential DQS, DQS\ slew rate.
19. These parameters are measured from a data signal (DM, DQ0, DQ1 ... DQn and so forth) transition edge to its respective data strobe signal (DQS, DQS\) crossing.
20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to V_{REF} when the slew rate is 1V/ns. These values, with a slew rate of 1V/ns are for reference only.
21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual t_{JITPER} (larger of $t_{JITPER}(\text{MIN})$ or $t_{JITPER}(\text{MAX})$ of the input clock (output deratings are relative to the SDRAM input clock).
22. Single-ended signal parameter.
23. The output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting $t_{ERR10PER}(\text{MAX})$; $t_{DQSCK}(\text{MIN})$, $t_{LZ}(\text{DQS}) \text{ MAX}$, $t_{LZ}(\text{DQ}) \text{ MAX}$, and $t_{AON}(\text{MAX})$. The parameter $t_{RPRE}(\text{MIN})$ is derated by subtracting $t_{JITPER}(\text{MAX})$, while $t_{RPRE}(\text{MAX})$ is derated by $t_{JITPER}(\text{MIN})$.
24. The maximum preamble is bound by $t_{LZDQS}(\text{MAX})$.
25. These parameters are measured from a data strobe signal (DQS, DQS\) crossing to its respective clock signal (CK, CK\) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present or not.
26. The $t_{DQSCK} \text{ DLL_DIS}$ parameter begins $CL + AL - 1$ cycles after the READ command.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
NOTES CONTINUED

27. The maximum postamble is bound by t_{HZDQS} (MAX).
28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency t_{XPDLL} , timing must be met.
29. t_{IS} (base) and t_{IH} (base) values are for a single-ended 1 V/ns control/command/ address slew rate and 2 V/ns CK, CK# differential slew rate.
30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK $\bar{}$) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present or not. TIs need to be derated (increased) by 50% due to added load to the drivers. An alternative method is to increase driver strength for CTRL, CMO, and ADDR.
31. For these parameters, the device supports t_{nPARAM} (nCK) = RU (t_{PARAM} [ns]/ $t_{CK}[AVG]$ [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support t_{nRP} (nCK) = RU (t_{RP})/ $t_{CK}[AVG]$ if all input clock jitter specifications are met. This means for DDR2-800; 6-6-6, of which t_{RP} = 15ns, the device will support t_{nRP} = RU (t_{RP})/ t_{CK} [AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0+6 are valid even if six clocks are less than 15ns due to input clock jitter.
32. During READs and WRITEs with AUTO PRECHARGE, the DDR3 SDRAM will hold off the internal PRECHARGE command until t_{RAS} (MIN) has been satisfied.
33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for t_{WR} .
34. The start of the write recovery time is defined as follows:
 - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL.
 - For BC4 (OTF): Rising clock edge four clock cycles after WL.
 - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL.
35. RESET $\bar{}$ should be LOW as soon as power starts to ramp to ensure the outputs are in HIGH-Z. Until RESET $\bar{}$ is LOW, the outputs are at risk of driving the bus and could result in excessive current, depending on the bus activity.
36. The refresh period is 64ms when T_A is less than or equal to 85°C. This equates to an average refresh rate of 7.8124 μ s. However, nine REFRESH commands should be asserted at least once every 70.3 μ s. When T_A is greater than 85°C, the refresh period is 32ms and when T_A is greater than 105°C, the refresh period is 24ms.
37. Although CKE is allowed to be registered LOW after a REFRESH command when $t_{REFPDEN}$ (MIN) is satisfied, there are cases where additional time such as t_{XPDLL} (MIN) is required.
38. ODT turn-on time MIN is when the device leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 23.
39. Half-clock output parameters must be derated by the actual $t_{ERR10PER}$ and t_{JITDTY} when input clock jitter is present. This results in each parameter becoming larger. The parameters t_{ADC} (MIN) and t_{AOF} (MIN) are each required to be derated by subtracting both $t_{ERR10PER}$ (MAX) and t_{JITDTY} (MAX). The parameters t_{ADC} (MAX) and t_{AOF} (MAX) are required to be derated by subtracting both $t_{ERR10PER}$ (MAX) and t_{JITDTY} (MAX).
40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the SDRAM buffer is in HIGH-Z. The ODT reference load is shown in Figure 24. This output load is used for ODT timings (see Figure 31).
41. Pulse width of an input signal is defined as the width between the first crossing of V_{REF} (DC) and the consecutive crossing of V_{REF} (DC).
42. Should the clock rate be larger than t_{RFC} (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25MHz) all REFRESH commands should be followed by a PRECHARGE ALL command.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
COMMAND AND ADDRESS SETUP, HOLD, AND DERATING

The total t_{IS} (setup time) and t_{IH} (hold time) required is calculated by adding the data sheet $t_{IS}(\text{base})$ and $t_{IH}(\text{base})$ values (Tables 48) to the Δt_{IS} and Δt_{IH} derating values (Table 49), respectively. Set-up and hold times are based on measurements at the device. Note that address and control pins present the capacitance of multiple die to the system. This capacitance is less than the equivalent number of discrete devices due to the higher level of die integration; however, it must be accounted for when driving these pins. Slew rates on these pins will be slower than pins with only one die load unless measures are made to increase the strength of the signal driver and lower the trace impedance proportionally on signals connecting to multiple internal die.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach $V_{IH(AC)}/V_{IL(AC)}$ (see Figure 14 for input signal requirements). For slew rates which fall between the values listed in Table 49 and Table 50, the derating values may be obtained by linear interpolation.

Setup (t_{IS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)}$ MIN. Setup (t_{IS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)}$ MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded “ $V_{REF(DC)}$ -to-AC region”, use the nominal slew rate for derating value (see Figure 25). If the actual signal is later than the nominal slew rate line anywhere between the shaded “ $V_{REF(DC)}$ -to-AC region”, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 27).

Hold (t_{IH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)}$ MAX and the first crossing of $V_{REF(DC)}$. Hold (t_{IH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)}$ MIN and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between the shaded “DC-to- $V_{REF(DC)}$ region”, use the nominal slew rate for derating value (see Figure 26). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded “DC-to- $V_{REF(DC)}$ region”, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for the derating value (see Figure 28).

TABLE 48: COMMAND AND ADDRESS SETUP AND HOLD VALUES REFERENCED AT 1V/NS – AC/DC BASED

Symbol	DDR3-1333	DDR3-1600	UNITS	REFERENCE
$t_{IS}(\text{base})_{AC(160)}$	80	60	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IS}(\text{base})_{AC(135)}$	205	185	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IH}(\text{base})_{DC(90)}$	150	130	ps	$V_{IH(AC)}/V_{IL(AC)}$

TABLE 49: DERATING VALUES FOR t_{IS}/t_{IH} – AC160/DC90-BASED

Shaded cells indicate slew-rate combinations not supported

Δt_{IS} , Δt_{IH} Derating (ps) - AC/DC-Based, AC160 Threshold; $V_{IH(AC)} = V_{REF(DC)} + 90\text{mV}$, $V_{IL(AC)} = V_{REF(DC)} - 90\text{mV}$

CMD/ADDR Slew Rate V/ns	CK, CKI Differential Slew Rate															
	4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 50: DERATING VALUES FOR t_{IS}/t_{IH} – AC135/DC90-BASED
Shaded cells indicate slew-rate combinations not supported
 $\Delta t_{IS}, \Delta t_{IH}$ Derating (ps) - AC/DC-Based, AC135 Threshold; $V_{IH}(AC) = V_{REF}(DC) + 135mV$, $V_{IL}(AC) = V_{REF}(DC) - 135mV$

CMD/ADDR Slew Rate V/ns	CK, CKI Differential Slew Rate															
	4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
2.0	68	45	68	45	68	45	75	53	84	61	92	69	100	79	108	95
1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5


TABLE 51: MINIMUM REQUIRED TIME t_{VAC} ABOVE V_{IH}(AC) FOR A VALID TRANSITION (Below V_{IL}(AC))

Slew Rate (V/ns)	1333/1600 Mbs		1866 Mbs	
	t _{VAC} at 160mV(ps)	t _{VAC} at 135mV(ps)	t _{VAC} at 160mV(ps)	t _{VAC} at 135mV(ps)
>2.0	200	213	200	205
2.0	200	213	200	205
1.5	173	190	178	184
1.0	120	145	133	143
0.9	102	130	118	129
0.8	80	111	99	111
0.7	51	87	75	89
0.6	13	551	43	59
0.5	Note 1	10	Note 1	18
<0.5	Note 1	10	Note 1	18


Note 1: Rising input signals shall be equal or greater than V_{IH}(ac) level and falling input signals shall become equal to or less than V_{IL}(ac)

FIGURE 25 - NOMINAL SLEW RATE AND t_{VAC} FOR t_{IS} (COMMAND AND ADDRESS – CLOCK)



Notes: 1. Both the clock and the strobe are drawn on different time scales.

FIGURE 26 - NOMINAL SLEW RATE FOR t_{IH} (COMMAND AND ADDRESS – CLOCK)


Notes: 1. Both the clock and the strobe are drawn on different time scales.

FIGURE 27 - TANGENT LINE FOR t_{IS} (COMMAND AND ADDRESS – CLOCK)


Notes: 1. Both the clock and the strobe are drawn on different time scales.

FIGURE 28 - TANGENT LINE FOR t_{IH} (COMMAND AND ADDRESS – CLOCK)


Notes: 1. Both the clock and the strobe are drawn on different time scales.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
DATA SETUP, HOLD AND DERATING

The total t_{DS} (setup time) and t_{DH} (hold time) required is calculated by adding the data sheet t_{DS} (base) and t_{DH} (base) values (see Table 52) to the Δt_{DS} and Δt_{DH} derating values (see Table 53), respectively.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach $V_{IH}/V_{IL}(AC)$. For slew rates which fall between the values listed in Table 54, the derating values may be obtained by linear interpolation.

Setup (t_{DS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IH}(AC)$ MIN. Setup (t_{DS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)$ MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate derating value (see Figure 29). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 31).

Hold (t_{DH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ MAX and the first crossing of $V_{REF}(DC)$. Hold (t_{DH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ MIN and the first crossing of $V_{REF}(DC)$. If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 30). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the "DC-to-VREF(DC) region", is used for the derating value (see Figure 32).

TABLE 52: DATA SETUP AND HOLD VALUES AT 1V/NS (DQSx, DQSx\ AT 2V/NS) - AC/DC BASED

Symbol	1333 Mbs	1600 Mbs	1866 Mbs	UNITS	REFERENCE
$t_{DS}(\text{base})_{AC160}$	-	-	-	ps	$V_{IH}(AC)/V_{IL}(AC)$
$t_{DS}(\text{base})_{AC135}$	45	45	70	ps	$V_{IH}(AC)/V_{IL}(AC)$
$t_{DS}(\text{base})_{DC100}$	-	-	-	ps	$V_{IH}(AC)/V_{IL}(AC)$
$t_{DS}(\text{base})_{DC100}$	75	55	75	ps	$V_{IH}(AC)/V_{IL}(AC)$

TABLE 53: DERATING VALUE FOR t_{DS}/t_{DH} – AC160/DC90 - BASED

Shaded cells indicate slew-rate combinations not supported

 $\Delta t_{DS}, \Delta t_{DH}$ Derating (ps) – AC160/D90-Based

DQ Slew Rate V/ns	DQS, DQS# Differential Slew Rate															
	4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
	Δt_{DS}	Δt_{DH}	t_{DS}	Δt_{DH}	t_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	t_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
2.0	80	45	80	45	80	45										
1.5	53	30	53	30	53	30	61	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-1	-3	-1	-3	7	5	15	13	23	21				
0.8					-3	-8	5	1	13	9	21	17	29	27		
0.7							-3	-5	11	3	19	11	27	21	35	37
0.6									8	-4	16	4	24	14	32	30
0.5											4	6	12	4	20	20
0.4													-8	-11	0	5


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 54: DERATING VALUE FOR t_{DS}/t_{DH} – AC130/DC100 - BASED
Shaded cells indicate slew-rate combinations not supported
 Δt_{DS} , Δt_{DH} Derating (ps) – AC135/DC100-Based

DQ Slew Rate V/ns	DQS, DQS# Differential Slew Rate															
	.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
2.0	68	45	68	45	68	45										
1.5	45	30	45	30	45	30	53	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-3	2	-3	10	5	18	13	26	21				
0.8					3	-8	11	1	19	9	27	17	35	27		
0.7							14	-5	22	3	30	11	38	21	46	37
0.6									25	-4	33	4	41	14	49	30
0.5											39	-6	37	4	45	20
0.4													30	-11	38	5


TABLE 55: REQUIRED TIME t_{VAC} ABOVE $V_{IH}(AC)$ (BELOW $V_{IL}[AC]$) FOR A VALID TRANSITION

Slew Rate (V/ns)	1333/1600 Mbs		1866 Mbs
	t_{VAC} at 135mV(ps) [MIN]		t_{VAC} at 130mV(ps) [MIN]
>2.0	113		95
2.0	113		95
1.5	90		73
1.0	45		30
0.9	30		16
0.8	11		Note 1
0.7	Note 1		
0.6	Note 1		
0.5	Note 1		
<0.5	Note 1		


Note 1: Rising signal shall become equal or greater than $V_{ih}(ac)$ and falling input shall become equal or less than $V_{il}(ac)$

FIGURE 29 - NOMINAL SLEW RATE AND t_{VAC} FOR t_{DS} (DQ – STROBE)


Notes: 1. Both the clock and the strobe are drawn on different time scales.


FIGURE 30 - NOMINAL SLEW RATE FOR t_{DH} (DQ – STROBE)


Notes: 1. Both the clock and the strobe are drawn on different time scales.

FIGURE 31 - NOMINAL SLEW RATE AND tVAC FOR tDS (DQ – STROBE)


Notes: 1. Both the clock and the strobe are drawn on different time scales.

FIGURE 32 - NOMINAL SLEW RATE FOR t_{DH} (DQ – STROBE)



$$\text{Hold slew rate falling signal} = \frac{\text{Tangent line } (V_{REF[DC]} - V_{IL[DC] \text{ MAX}})}{\Delta TR}$$

$$\text{Hold slew rate falling signal} = \frac{\text{Tangent line } (V_{IH[DC] \text{ MIN}} - V_{REF[DC]})}{\Delta TF}$$

Notes: 1. Both the clock and the strobe are drawn on different time scales.

COMMANDS TRUTH TABLE
TABLE 56: TRUTH TABLE - COMMAND

Function		CKE		CS\ \setminus	RAS\ \setminus	CAS\ \setminus	WE\ \setminus	BA $_{[2:0]}$	A $_n$	A $_{12}$	A $_{10}$	A $_{[11,0:0]}$	Notes	
		Prev Cycle	Next Cycle											
Mode Register Set		MRS	H	H	L	L	L	L	BA					
REFRESH		REF	H	H	L	L	L	H	V	V	V	V	V	
SELF REFRESH entry		SRE	H	L	L	L	H	V	V	V	V	V	V	6
SELF REFRESH exit		SRX	L	H	H	V	V	V	V	V	V	V	V	6,7
Single-Bank PRECHARGE		PRE	H	H	L	L	L	L	BA	V	V	L	V	
PRECHARGE all banks		PREA	H	H	L	L	L	L	V	V	V	H	V	
Bank ACTIVATE		ACT	H	H	L	L	L	H	BA				CA	
WRITE	BL8MRS BC4MRS	WR	H	H	L	H	H	L	BA	RFU	V	L	CA	8
	BC4OTF	WRS4	H	H	L	H	H	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	H	H	L	H	H	L	BA	RFU	H	L	CA	8
WRITE with AUTO PRECHARGE	BL8MRS BC4MRS	WRAP	H	H	L	H	H	L	BA	RFU	V	H	CA	8
	BC4OTF	WRAPS4	H	H	L	H	H	L	BA	RFU	L	H	CA	8
	BL8OTF	WRAPS8	H	H	L	H	H	L	BA	RFU	H	H	CA	8
READ	BL8MRS BC4MRS	RD	H	H	L	H	H	H	BA	RFU	V	L	CA	8
	BC4OTF	RDS4	H	H	L	H	H	H	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	H	H	L	H	H	H	BA	RFU	H	L	CA	8
READ with AUTO PRECHARGE	BL8MRS BC4MRS	RDAP	H	H	L	H	H	H	BA	RFU	V	H	CA	8
	BC4OTF	RDAPS4	H	H	L	H	H	H	BA	RFU	L	H	CA	8
	BL8OTF	RDAPS8	H	H	L	H	H	H	BA	RFU	H	H	CA	8
NO OPERATION		NOP	H	H	L	H	H	H	V	V	V	V	V	9
Device DESELECTED		DES	H	H	H	X	X	X	X	X	X	X	X	10
POWER-DOWN entry		PDE	H	L	L	H	H	H	V	V	V	V	V	6
POWER-DOWN exit		PDX	L	H	L	H	H	H	V	V	V	V	V	6,11
ZQ CALIBRATION LONG		ZQCL	H	H	L	H	H	L	X	X	X	H	X	12
ZQ CALIBRATION SHORT		ZQCS	H	H	L	H	H	L	X	X	X	L	X	

NOTES:

- Commands are defined by states of CS\ \setminus , RAS\ \setminus , CAS\ \setminus , WE\ \setminus , and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-density and configuration-dependent.
- RESET\ \setminus is LOW enabled and used only for asynchronous RESET. Thus, RESET\ \setminus must be held HIGH during any normal operation.
- The state of ODT does not affect the states described in this table.
- Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care".
- SELF REFRESH exit is asynchronous.
- Burst READs or WRITEs cannot be terminated or interrupted, MRS (fixed) and OTF BL/BC are defined in MR0.
- The purpose of the NOP command is to prevent the SDRAM from registering any unwanted commands. A NOP will not terminate and operation that is in execution.
- The DES and NOP commands perform similarly.
- POWER-DOWN mode does not perform REFRESH operations.
- ZQ CALIBRATION LONG is used for either ZQINT (first ZQCL command during initialization) or ZQOPER (ZQCL command after initialization).

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 57: TRUTH TABLE - CKE

Current State ³	CKE		(RAS\, CAS\, WE\, CS\) Command ⁵	Action ⁵	Notes
	(n-1) Previous Cycle ⁴	(n) Present Cycle ⁴			
POWER-DOWN	L	L	"Don't Care"	Maintain POWER-DOWN	1,2
	L	H	DES or NOP	POWER-DOWN exit	1,2
SELF REFRESH	L	L	"Don't Care"	Maintain SELF REFRESH	1,2
Bank(s) ACTIVE	H	H	DES or NOP	SELF REFRESH exit	1,2
READING	H	L	DES or NOP	Active POWER-DOWN entry	1,2
WRITING	H	L	DES or NOP	POWER-DOWN entry	1,2
PRECHARGING	H	L	DES or NOP	POWER-DOWN entry	1,2
REFRESHING	H	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2
All Banks IDLE	H	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2,6
	H	L	REFRESH	SELF REFRESH	

NOTES:

- All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- ^tCKE(MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + ^tCKE(MIN) + ^tIH.
- Current state = The state of the SDRAM immediately prior to clock edge n.
- CKE (n) is the logic state of CKE at clock edge n, CKE (n-1) was the state of CKE at the previous clock edge.
- COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 56). Action is a result of COMMAND. ODT does not affect the states described in this table and is not listed.
- Idle state = all banks are closed, no data bursts are in progress, CKE is HIGH and all timings from previous operations are satisfied. All SELF REFRESH exit and POWER-DOWN exit param-

DESELECT (DES)

The DES command (CS\ HIGH) prevents new commands from being executed by the SDRAM. Operations already in progress are not affected.

NO OPERATION (NOP)

The NOP command (CS\ LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

ZQ CALIBRATION
ZQ Calibration LONG (ZQCL)

The ZQCL command is used to perform the initial calibration during a power-up initialization and reset sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAMs. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated RON and ODT values.

The DRAMs are allowed a timing window defined by either ^tZQINIT or ^tZQOPER to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter ^tZQINIT must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter ^tZQOPER to be satisfied.

ZQ Calibration SHORT (ZQCS)

The ZQCS command is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter ^tZQCS. A ZQCS command can effectively correct a minimum of 0.5% RON and R_{TT} impedance errors within 64 clock cycles, assuming the maximum sensitivities specified in Table 37 and Table 38.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ACTIVATE

The ACTIVATE command is used to open (or ACTIVATE) a row in a particular bank for a subsequent access. The value on the BA [2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or ACTIVE) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst READ access to an ACTIVE row. The address provided on inputs A[2:0] selects the starting column address depending on the burst length and burst type selected (see table 60). The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be PRECHARGED at the end of the READ burst. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the MODE REGISTER) when the READ command is issued, determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted. A summary of READ commands is shown in Table 58.

TABLE 58: READ COMMAND SUMMARY

Function		Symbol	CKE		CS\	RAS\	CAS\	WE\	BA[2:0]	A _n	A ₁₂	A ₁₀	A _[11,0:0]	Notes
			Prev Cycle	Next Cycle										
READ	BL8MRS BC4MRS	RD	H		L	H	L	H	BA	RFU	V	L	CA	
	BC4OTF	RDS4	H		L	H	L	H	BA	RFU	L	L	CA	
	BL8OTF	RDS8	H		L	H	L	H	BA	RFU	H	L	CA	
READ with AUTO PRECHARGE	BL8MRS BC4MRS	RDAP	H		L	H	L	H	BA	RFU	V	H	CA	
	BC4OTF	RDAPS4	H		L	H	L	H	BA	RFU	L	H	CA	
	BL8OTF	RDAPS8	H		L	H	L	H	BA	RFU	H	H	CA	

WRITE

The WRITE command is used to initiate a burst WRITE access to an ACTIVE row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether or not AUTO PRECHARGE is used. The value on input A12 (if enabled in the MODE REGISTER [MR]) when the WRITE command is issued, determines whether BC4 (chop) or BL8 is used. The WRITE command summary is shown in Table 62.

TABLE 59: WRITE COMMAND SUMMARY

Function		Symbol	CKE		CS\	RAS\	CAS\	WE\	BA[2:0]	A _n	A ₁₂	A ₁₀	A _[11,0:0]	Notes
			Prev Cycle	Next Cycle										
WRITE	BL8MRS BC4MRS	WR	H		L	H	L	L	BA	RFU	V	L	CA	
	BC4OTF	WRS4	H		L	H	L	L	BA	RFU	L	L	CA	
	BL8OTF	WRS8	H		L	H	L	L	BA	RFU	H	L	CA	
WRITE with AUTO PRECHARGE	BL8MRS BC4MRS	WRAP	H		L	H	L	L	BA	RFU	V	H	CA	
	BC4OTF	WRAPS4	H		L	H	L	L	BA	RFU	L	H	CA	
	BL8OTF	WRAPS8	H		L	H	L	L	BA	RFU	H	H	CA	

Input data on the DQ is written to the memory array subject to the DM input level. If a given DM is registered LOW, data will be written to memory; if registered HIGH, the write will not be entered to that memory location.


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
PRECHARGE

The PRECHARGE command is used to DEACTIVATE the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access at a specified time (t_{RP}) after the PRECHARGE command is issued, except in the case of concurrent AUTO PRECHARGE. A READ or WRITE command to a different bank is allowed during concurrent AUTO PRECHARGE as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is recharged. Inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the PRECHARGE period is determined by the last PRECHARGE command issued to the bank.

REFRESH

REFRESH is used during normal operation of the DRAMs and is analogous to CAS\before RAS\ (CBR) refresh or AUTO REFRESH. This command is non-persistent, so it must be issued each time a REFRESH is required. The addressing is generated by the internal REFRESH command. The SDRAM requires REFRESH cycles at an average interval of $7.8\mu s$ (maximum when $T_A \leq 85^\circ C$ or $3.9\mu s$ MAX when $T_A \leq 95^\circ C$). The REFRESH period begins when the REFRESH command is registered and ends t_{RFC} (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute REFRESH interval is provided. A maximum of eight REFRESH commands can be posted, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. SELF REFRESH may be entered with up to eight REFRESH commands being posted. After exiting SELF REFRESH (when entered with posted REFRESH commands) additional posting of REFRESH commands is allowed to the extent the maximum number of cumulative posted REFRESH commands (both pre and post SELF REFRESH) does not exceed eight REFRESH commands.

FIGURE 33 - REFRESH MODE


Notes: 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see "Power-Down Mode" on page 153).

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
SELF REFRESH

The SELF REFRESH command is used to retain data in the DRAMs, even if the rest of the system is powered down. When in the SELF REFRESH mode, the SDRAM retains data without external clocking. The SELF REFRESH mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode under certain conditions:

- $V_{SS} < V_{REFDQ} < V_{DD}$ is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit time requirements are met.

DLL DISABLE MODE


If the DLL is disabled by the MODE REGISTER (MR1[0] can be switched during initialization or later), the SDRAM is targeted, but not guaranteed to operate similarly to the NORMAL mode with a few notable exceptions:



- The SDRAM supports only one value of CAS latency (CL=6) and one value of CAS WRITE latency (CWL=6).
- DLL DISABLE mode affects the READ data clock-to-data strobe relationship (t_{DQSCK}), but not the READ data-to-data strobe relationship (t_{DQSQ} , t_{QH}). Special attention is needed to line the READ data up with the controller time domain when the DLL is disabled.
- In NORMAL operation (DLL on), t_{DQSCK} starts from the rising clock edge AL + CL cycles after the READ command. In DLL DISABLE mode, t_{DQSCK} starts AL = CL – 1 cycles after the READ command. Additionally, with the DLL disabled, the value of t_{DQSCK} could be larger than t_{CK} .

The ODT feature is not supported during DLL DISABLE mode (including dynamic ODT). The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT_NORM MR1[9,6,2] and RTT_WR MR2[10,9] to "0" while in DLL DISABLE mode.

Specific steps must be followed to switch between the DLL enable and DLL DISABLE modes due to a gap in the allowed clock rates between the two modes ($t_{CK[AVG]MAX}$ and $t_{CK[DLL\ DISABLE]MIN}$, respectively). The only time the clock is allowed to cross this clock rate gap is during SELF REFRESH mode. Thus, the required procedure for switching from the DLL ENABLE to DLL DISABLE mode is to change frequency during self refresh (see Figure 34):

1. Starting from the IDLE state (all banks are PRECHARGED, all timings are fulfilled, ODT is turned off, and RTT_NOM and RTT_WR are HIGH-Z), set MR1[0] to "1" to DISABLE the DLL.
2. Enter SELF REFRESH mode after t_{MOD} has been satisfied.
3. After t_{CKSRE} is satisfied, change the frequency to the desired clock rate.
4. SELF REFRESH may be exited when the clock is stabilized with the new frequency for t_{CKSRX} .
5. The SDRAM will be ready for its next command in the DLL DISABLE mode after the greater of t_{MRD} or t_{MOD} has been satisfied. A ZQCL command should be issued with appropriate timing met as well.

FIGURE 34 - DLL ENABLE MODE TO DLL DISABLE MODE



 Indicates a Break in Time Scale
  Don't Care

NOTES:

1. Any valid command.
2. Disable DLL by setting MR1[0] to "1."
3. Wait t_{XS} , then set MR1[0] to "0" to enable DLL.
4. Wait t_{MRD} , then set MR0[8] to "1" to begin DLL RESET.
5. Wait t_{MRD} , update registers (CL, CWL, and write recovery may be necessary).
6. Wait t_{MOD} , any valid command.
7. Starting with the idle state.
8. Change frequency.
9. Clock must be stable at least t_{CKSRX} .
10. Static LOW in case RTT_NOM or RTT_WR is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 44 on page 101).

1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT_NOM and RTT_WR are High-Z), enter self refresh mode.
2. After t_{CKSRE} is satisfied, change the frequency to the new clock rate.
3. Self refresh may be exited when the clock is stable with the new frequency for t_{CKSRX} . After t_{XS} is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to "0" to enable the DLL. Wait t_{MRD} , then set MR0[8] to "1" to enable DLL RESET.
4. After another t_{MRD} delay is satisfied, then update the remaining mode registers with the appropriate values.
5. The DRAM will be ready for its next command in the DLL enable mode after the greater of t_{MRD} or t_{MOD} has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of t_{DLLK} after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met as well.

FIGURE 35- DLL DISABLE MODE TO DLL ENABLE MODE

NOTES:


1. Enter SELF REFRESH.
2. Exit SELF REFRESH.
3. Wait t_{XS} , then set MR1[0] to "0" to enable DLL.
4. Wait t_{MRD} , then set MR0[8] to "1" to begin DLL RESET.
5. Wait t_{MRD} , update registers (CL, CWL, and write recovery may be necessary).
6. Wait t_{MOD} , any valid command.
7. Starting with the idle state.
8. Change frequency.
9. Clock must be stable at least t_{CKSRX} .
10. Static LOW in case RTT_NOM or RTT_WR is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter t_{CKDLL_DIS} . Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (t_{DQSCK}) but not the data strobe to data relationship (t_{DQSQ} , t_{QH}). Special attention is needed to the controller time domain.

Compared to the DLL on mode where t_{DQSCK} starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode t_{DQSCK} starts AL + CL - 1 cycles after the READ command (see Figure 45 on page 102).

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.

FIGURE 36 - DLL DISABLE ^tDQ_{SCK} TIMING



Note: Access window of DQS from CLK, CLK\ in DLL Disable Mode = 1ns(min) -10ns(max)

INPUT CLOCK FREQUENCY CHANGE

When the DRAMs are initialized, it requires the clock to be stable during most NORMAL states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate except what is allowed for by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: SELF REFRESH mode and PRECHARGE power-down mode. Outside of these two modes, it is illegal to change the clock frequency. For the SELF REFRESH mode condition, when the DRAMs have been successfully placed into SELF REFRESH mode and ^tCKSRE has been satisfied, the state of the clock becomes a “Don’t Care”. When the clock becomes a “Don’t Care”, changing the clock frequency is permissible, provided the new clock frequency is stable prior to ^tCKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the SELF REFRESH entry and exit specifications must still be met.

The PRECHARGE power-down mode condition is when the DRAMs are in PRECHARGE power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT_NOM and RTT_WR must be disabled via MR1 and MR2. This ensures RTT_NOM and RTT_WR are in an off state prior to entering PRECHARGE power-down mode while maintaining CKE at a logic LOW. A minimum of ^tCKSRE must occur after CKE goes LOW before the clock frequency can change. The input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed/temperature grade (^tCK [AVG] MIN to ^tCK [AVG] MAX) device. During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided, ^tCKSRX before PRECHARGE power-down may be exited. After PRECHARGE power-down is exited and ^tXP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT_NOM and RTT_WR must remain in an off state. After the DLL lock time, the SDRAM is ready to operate with a new clock frequency (period). This process is depicted in Figure 37.


FIGURE 37- CHANGE FREQUENCY DURING PRECHARGE POWER-DOWN

NOTES:

1. Applicable for both slow-exit and fast-exit precharge power-down modes.
2. t_{AOF} and t_{AOF} must be satisfied and outputs High-Z prior to T1 (see "On-Die Termination (ODT)" on page 162 for exact requirements).
3. If the RTT_NOM feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW ensuring RTT is in an off state. If the RTT_NOM feature was disabled in the mode register prior to entering precharge power-down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.

WRITE LEVELING

For better signal integrity, memory sub-system designs have adopted use of fly-by topology for the commands, addresses, control signals and clocks. WRITE leveling is a scheme for the memory controller to de-skew the DQSx strobe (DQSx, DQSx1) to CK relationship at the DRAMs with a simple feedback feature provided it by the DRAMs. WRITE leveling is generally used as part of the initialization process, if required. For NORMAL DRAM operation, this feature must be disabled. This is the only operation where the DQS functions as an input (to capture the incoming clock) and the DQs function as outputs (to report the stat of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the WRITE leveling procedure must have adjustable delay setting on its DQS strobe to align the rising edge of DQS to the clock at the module pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from "0" to "1" is detected. The DQS delay established through this procedure helps ensure t_{DQSS} , t_{DSS} , and t_{DSH} specifications in systems that use fly by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 38.

FIGURE 38- WRITE LEVELING CONCEPT


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
WRITE LEVELING

When WRITE leveling is enabled, the rising edge of DQS samples CK and the rime DQ outputs the sampled CK's status. The prime DQ for each of the (2) words contained in the module is DQ0 for the low byte, DQ8 for the high byte of the first word and DQ16 and DQ24 respectively for the upper word. It outputs the status of CK sampled by DQSx and DQSx. All other DQs (DQ[7:1], DQ[15:9] for the low word, DQ[23:17],DQ[31:25] for the high word continue to drive LOW. Two prime DQ on each of the (2) words contained in the module allow each byte lane to be leveled independently.

WRITE LEVELING PROCEDURE

A memory controller initiates the WRITE Leveling mode by setting the MR1[7] to a "1", assuming the other programmable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the WRITE Leveling mode going from a "HIGH-Z" state to an undefined driving state so the DQ bus should not be driven. During WRITE Leveling mode, only the NOP and DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to a "1". The memory controller may assert ODT after a ^tMOD delay as the DRAM will be ready to process the ODTL on delay (WL-2^tCK), provided it does not violate the aforementioned ^tMOD delay requirement.

The memory controller may drive DQSx LOW and DQSx\ HIGH after ^tWLDQSEN has been satisfied. The controller may begin to toggle DQSx, after ^tWLMRD (one DQSs toggle is DQSs transitioning from a LOW state to a HIGH state with DQSx\ transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTL on and ^tAON must be satisfied at least one clock prior to DQS toggling.


After ^tWLMRD and DQS LOW preamble (^tWPRE) have been satisfied, the memory controller may provide either a single DQSx toggle or multiple DQSx toggles to sample CK for a given DQSx to CK skew. Each DQS toggle must not violate ^tDQSL (MIN) and ^tDQSH (MIN) specifications. ^tDQSL (MAX) and ^tDQSH (MAX) specifications are not applicable during WRITE leveling mode. The DQSx must be able to distinguish the CK's rising edge within ^tWLS and ^tWLH. The prime DQ will output the CK's status asynchronously from the associated DQSx rising edge CK capture within ^tWLO. The remaining DQs that always drive LOW when DQS is toggling must be LOW within ^tWLOE after the first ^tWLO is satisfied (the prime DQs going LOW). As previously noted, DQSx is an input and not an output during this process. Figure 39 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will likely sample each applicable prime DQ state and determine whether to increment or decrement it DQS delay setting. After the memory controller performs enough DQSx toggles to detect the CK's "0-1" transition, the memory controller should lock the DQS delay setting for the module. After locking the DQS setting, leveling for the rank will have been achieved, and the WRITE leveling mode for the rank should be disabled or reprogrammed (if WRITE leveling of another rank follows).

TABLE 60: WRITE LEVELING MATRIX

MR1[7]	MR1[12]	MR1{2,6,9}	ODT Ball	Rtt Nom		DRAM State	Case	Notes
Write Leveling	Output Buffers	Rtt nom Value		DQS	DQ			
Disabled						Write leveling not enabled	0	4
Enabled (1)	Diabld (1)	n/a	Low	Off	Off	DQS not receiving - not terminated Prime DQ High-Z - not terminated Other DQ HighZ - not terminated	1	
		20Ω, 30Ω, 40Ω, 60Ω, 120Ω	High	On	Off	DQS not receiving - terminated by Rtt Prime DSQ High Z - not terminated Other DQ - High Z - not terminated	2	
	Enabled (1)	n/a	Low	Off	Off	DQS receiving - not terminated Prime DQ driving CK state - not terminated Other DQ driving Low - not terminated	3	5
		40Ω, 60Ω, 120Ω	High	On	Off	DQS receivnign - terminated by Rtt Prime DQ driving CK state- not terminated Other DQ driving Low - not terminated	4	

- Notes:
1. Case 1 typically used in case of dual rank system and this device is not being leveled.
 2. Case 2 for any rank not being leveled in multislot system
 3. Case 4 is when RAMs are on rank being leveled
 4. DQS not driven - simulates standby state of DQS
 5. WQS captures the input strobe. Simulates normal write to DQS

FIGURE 39- WRITE LEVELING SEQUENCE

NOTES:


1. MRS: Load MR1 to enter write leveling mode.
2. NOP: NOP or DES.
3. DQS, DQS# needs to fulfill minimum pulse width requirements t_{DQSH} (MIN) and t_{DQSL} (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
5. DRAM drives leveling feedback on a prime DQ (DQ0 for x4 and x8). The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.

WRITE LEVELING EXIT MODE

After the module has been WRITE leveled, the controller must exit from WRITE Leveling mode before the NORMAL mode can be used. Figure 40 depicts a general procedure in exiting WRITE Leveling. After the last rising DQS (capturing a “1” at T0), the memory controller should stop driving the DQS signals after t_{WLO} (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at $-Tb0$). The DQ balls become undefined when DQS no longer remains LOW and they remain undefined until t_{MOD} after the MRS command (at Te1).

The ODT input should be deasserted LOW such that ODTL off (MIN) expires after the DQSx is no longer driving LOW. When ODT LOW satisfies t_{IS} , ODT must be kept LOW (at $-Tb0$) until the DRAMs are ready for either another rank to be leveled or until the NORMAL mode can be used. After DQS termination is switched off, WRITE level mode should be disabled via the MRS command (at TA2). After t_{MOD} is satisfied (at Te1), any valid command may be registered by the DRAMs. Some MRS commands may be issued after t_{MRD} (at Td1).

FIGURE 40- EXIT WRITE LEVELING



Notes: 1. The DQ result, “= 1,” between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state.

OPERATIONS
Initialization

The following sequence is required for power up and initialization, as shown in Figure 41.

1. Apply power. RESET \setminus is recommended to be below $0.2 \times V_{DDQ}$ during power ramp to ensure the outputs remain disabled (HIGH-Z) and ODT off (RTT is also HIGH-Z). All other inputs, including ODT may be undefined.

During power up, either of the following conditions may exist and must be met:

- **Condition A:**


- V_{DD} and V_{DDQ} are driven from a single power source and are ramped with a maximum delta voltage between them of $\Delta V \leq 300\text{mV}$. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than V_{DD} , V_{DDQ} , V_{SS} and V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be greater than or equal to V_{SSQ} and V_{SS} on the other side.
- Both V_{DD} and V_{DDQ} power supplies ramp to V_{DD} (MIN) and V_{DDQ} (MIN) within $t_{VDDPR}=200\text{ms}$.
- Both V_{DD} and V_{DDQ} power supplies ramp to V_{DD} (MIN) and V_{DDQ} (MIN) within $t_{VDDPR}=200\text{ms}$.
- V_{REFDQ} tracks $V_{DD} \times 0.5$, V_{REFCA} tracks $V_{DD} \times 0.5$.
- V_{TT} is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, t_{VTD} should be greater than or equal to zero to avoid device latchup.

- **Condition B:**

- V_{DD} may be applied before or at the same time as V_{DDQ} .
- V_{DDQ} may be applied before or at the same time as V_{TT} , V_{REFDQ} and V_{REFCA} .
- No slope reversals are allowed in the power supply ramp for this condition.

2. Until stable power, maintain RESET \setminus LOW to ensure the outputs remain disabled (HIGH-Z). After the power is stable, RESET \setminus must be LOW for at least 200 μs to begin the initialization process. ODT will remain in the HIGH-Z state while RESET \setminus is LOW and until CKE is registered HIGH.
3. CKE must be LOW 10ns prior to RESET \setminus transitioning HIGH.
4. After RESET \setminus transitions HIGH, wait 500 μs (minus one clock) with CKE LOW.
5. After this CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least t_{IS} prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
6. After CKE is registered HIGH and after t_{XPR} has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
7. Issue an MRS command to MR3 with the applicable settings.
8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
9. Issue and MRS command to MR0 with the applicable settings, including a DLL RESET command. t_{DLLK} (512) cycles of clock input are required to lock the DLL.
10. Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to NORMAL operation. t_{ZQINIT} must be satisfied.
11. When t_{DLLK} and t_{ZQINIT} have been satisfied, the DRAMs will be ready for normal operation.

FIGURE 41- INITIALIZATION SEQUENCE




MODE REGISTERS

Mode registers (MR0-MR3) are used to define various modes of programmable operation of the DRAMs. A mode register is programmed via the MODE REGISTER SET (MRS) command during initialization and it retains the stored information (except for MR0[8] which is self-clearing) until it is either reprogrammed, RESET goes LOW, or until the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. If the user chooses to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.


The MRS command can only be issued (or re-issued) when all banks are idle and in the PRECHARGED state (t_{RP} is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: t_{MRD} and t_{MOD} .

The controller must wait t_{MRD} before initiating any subsequent MRS commands (see Figure 42).

FIGURE 42- MRS-TO-MRS COMMAND TIMING (t_{MRD})

NOTES:

1. Prior to issuing the MRS command, all banks must be idle and precharged, t_{RP} (MIN) must be satisfied, and no data bursts can be in progress. the leveling procedure.
2. t_{MRD} specifies the MRS-to-MRS command minimum cycle time.
3. CKE must be registered HIGH from the MRS command until $t_{MRSPDEN}$ (MIN) (see "Power-Down Mode" on page 155).
4. For a CAS latency change, t_{XPDLL} timing must be met before any nonMRS command.

The controller must also wait t_{MOD} before initiating any nonMRS commands (excluding NOP and DES), as shown in Figure 52 on page 112. The DRAM requires t_{MOD} in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until t_{MOD} has been satisfied, the updated features are to be assumed unavailable.

FIGURE 43- MRS-TO-NONMRS COMMAND TIMING (t_{MOD})

MODE REGISTER 0 (MR0)

The base register, MR0 is used to define various DDR3 iMOD modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, WRITE recovery and PRECHARGE power-down mode, as shown in Figure 44.


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
MODE REGISTER 0 (MR0)
BURST TYPE

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3], as shown in Figure 44. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 60. DDR3 standards only support 4-bit burst chop and 8-bit burst access modes. Full interleaved address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.

BURST LENGTH

Burst length is defined by MR0[1:0] (see Figure 44). READ and WRITE accesses to the module are burst-oriented, with the burst length being programmable to “4” (chop mode). “8” (fixed burst), or selectable using A12 during a READ/WRITE command (on the fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to “01” during a READ/WRITE command, if A12=0, then BC4 (chop) mode is selected. If A12=1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to “4” and by A[i:3] when the burst length is set to “8” (where Ai is the most significant column address bit for a given starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

FIGURE 44- MODE REGISTER 0 (MR0) DEFINITIONS


Notes: 1. MR0[18, 15:13, 7] are reserved for future use and must be programmed to “0.”

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 61: BURST ORDER

Burst Length	Read/Write	Starting Column Address (A[2,1,0])	Burst Type (Decimal)		Notes
			Type = Sequential	Type = Interleaved	
4 CHOP	READ	0 0 0	0,1,2,3,Z,Z,Z,Z	0,1,2,3,Z,Z,Z,Z	1,2
		0 0 1	1,2,3,0,Z,Z,Z,Z	1,0,3,2,Z,Z,Z,Z	1,2
		0 1 0	2,3,0,1,Z,Z,Z,Z	2,3,0,1,Z,Z,Z,Z	1,2
		0 1 1	3,0,1,2,Z,Z,Z,Z	3,2,1,0,Z,Z,Z,Z	1,2
		1 0 0	4,5,6,7,Z,Z,Z,Z	4,5,6,7,Z,Z,Z,Z	1,2
		1 0 1	5,6,7,4,Z,Z,Z,Z	5,4,7,6,Z,Z,Z,Z	1,2
		1 1 0	6,7,4,5,Z,Z,Z,Z	6,7,4,5,Z,Z,Z,Z	1,2
		1 1 1	7,4,5,6,Z,Z,Z,Z	7,6,5,4,Z,Z,Z,Z	1,2
	WRITE	0 V V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,3,4
		1 V V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,3,4
8	READ	0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1
		0 0 1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	1
		0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	1
		0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	1
		1 0 0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	1
		1 0 1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	1
		1 1 0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	1
		1 1 1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	1
	WRITE	V V V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1,3

NOTES:

- Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
- Z = Data and Strobe output drivers in tri-state.
- X="Don't Care"
- V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input pins.

DLL RESET

DLL RESET is defined by MR0[8] (see Figure 44). Programming MR0[8] to "1" activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of "0" after the DLL RESET function has been initiated.

Anytime the DLL RESET function has been initiated, CKE must be HIGH and the clock held stable for 512 (^tDLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications such as ^tDQSCK timings.

WRITE RECOVERY

WRITE RECOVERY time is defined by MR0[11:9] (see Figure 44). WRITE RECOVERY values of 5,6,7,8,10 or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of WRITE RECOVERY and is calculated by dividing ^tWR (ns) by ^tCK (ns) and rounding up a non-integer value to the next integer: WR (cycles)=roundup (^tWR[ns]/^tCK [ns]).


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
PRECHARGE POWER-DOWN (PRECHARGE)

The PRECHARGE PD bit applies only when PRECHARGE power-down mode is being used. When MR0[12] is set to "0", the DLL is off during PRECHARGE power-down providing a lower standby current mode; however, t_{XPDLL} must be satisfied when exiting. When MR0[12] is set to "1", the DLL continues to run during PRECHARGE power-down mode to enable a faster exit of PRECHARGE power-down mode; however, t_{XP} must be satisfied when exiting.

CAS Latency (CL)

CAS Latency (CL) is defined by MR0[6:4], as shown in Figure 44. CAS latency is the delay, as measured in clock cycles, between the internal READ command and the availability of the first bit of valid output data. The CL can be set to 5, 6, 8, or 10. HiMODs do not support half-clock latencies.

Examples of CL=6 and CL=8 are shown in Figure 45 (below). If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 46 indicates the CLs supported at available operating frequencies.


FIGURE 45- READ LATENCY

NOTES:

1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible.
2. Shown with nominal t_{DQSCK} and nominal t_{DSDQ}.

MODE REGISTER 1 (MR1)

The MODE REGISTER 1 (MR1) controls additional functions and features not available in the other mode registers; Q OFF (OUTPUT DISABLE), DLL ENABLE/DLL DISABLE, RTT_NOM value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 46 below. The MR1 register is programmed via the MR5 command and retains the stored information until it is reprogrammed, until RESET goes LOW (true), or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided the operation is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters ¹MRD and ¹MOD before initiating a subsequent operation.

FIGURE 46- MODE REGISTER 1 (MR1) DEFINITION

NOTES:

- MR1[18, 15:13, 10, 8] are reserved for future use and must be programmed to "0."
- During write leveling, if MR1[7] and MR1[12] are "1" then all RTT_NOM values are available for use.
- During write leveling, if MR1[7] is a "1," but MR1[12] is a "0," then only RTT_NOM write values are available for use.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
DLL ENABLE/DLL DISABLE

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 46 (previous page). The DLL must be enabled for NORMAL operation. DLL ENABLE is required during power-up initialization and upon returning to NORMAL operation after having DISABLED the DLL for the purpose of debugging or evaluation. ENABLING the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering SELF REFRESH mode, the DLL is automatically DISABLED when entering SELF REFRESH operation and is automatically RE-ENABLED and RESET upon exit of SELF REFRESH. If the DLL is DISABLED prior to entering SELF REFRESH, the DLL remains DISABLED even upon exit of the SELF REFRESH operation until it has been RE-ENABLED and RESET.

The modules are not tested, for compliance with NORMAL mode timings or functionality when the DLL is disabled. An attempt has been made for the DRAMs to operate in the NORMAL mode whenever possible when the DLL is disabled; however, by industry standards, the following exceptions have been observed, defined and listed:

1. ODT is NOT ALLOWED to be used
2. The OUTPUT DATA is no longer edge-aligned to the clock
3. CL and CWL can only be six clocks

When the DLL is DISABLED, timing and functionality can vary from the NORMAL operational specifications when the DLL is enabled. DISABLING the DLL also implies the need to change the clock frequency.

OUTPUT DRIVE STRENGTH

The module uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5:1], RZQ/7 (34Ω [NOM]) is the primary output driver impedance setting for the device. To calibrate the output driver impedance, and external precision resistor (RZQ) is connected between the ZQ ball and VssQ. The value of the resistor is 240Ω±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation and all data sheet timings and current specifications are met during an update.

To meet the 34Ω specification, the output drive strength must be set to 34Ω during initialization. To obtain a calibrated output driver impedance after power-up, the DRAMs need a calibration command that is part of the initialization and reset procedure.

OUTPUT ENABLE/DISABLE

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 46. When enabled (MR1[12]=0), all outputs (DQx, DQSx, DQSx_l) are tri-stated. The output DISABLE feature is intended to be used during IDD characterization of the READ current and during tDQSS margining (WRITE LEVELING) only.

ON-DIE TERMINATION (ODT)

ODT resistance RTT_NOM is defined by MR1[9,6,2] (see Figure 46). The RTT termination value applies to the DQx, DMx, DQSx and DQSx_l. The architecture supports multiple RTT termination values based on RZQ/n where n can be 3,4,6,8 or 12 and RZQ is 240Ω.

ODT must be turned off prior to READING data out and must remain off during READ burst. RTT_NOM termination is allowed any time after the DRAMs are initialized, calibrated, and not performing READ accesses, or in SELF REFRESH mode. Additionally, WRITE accesses with dynamic ODT enabled (RTT_WR) temporarily replaces RTT_NOM with RTT_WR.

The actual effective termination, RTT_EFF, may be different from the RTT targeted value due to non-linearity of the termination. For RTT_EFF values and calculations, see the ON-DIE TERMINATION (ODT) description later in this DS.

The ODT feature is designed to improve signal integrity of the memory device by enabling the module controller to independently turn ON/OFF ODT for any or all devices in the end designs array. The ODT input control pin is used to determine when RTT is turned on (ODT_{on}) and off (ODT_{off}), assuming ODT has been ENABLED via MR1[9,6,2].

Timings for ODT are detailed in the “ON-DIE Termination (ODT)” description later in this DS.

WRITE LEVELING


The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 46, WRITE LEVELING is used (during initialization) to de-skew the DQSx strobe to clock offset as a result of fly-by topology designs. For better signal integrity, some end use designs have adopted fly-by topology for the commands, addresses, control signals and clocks.

The fly-by topology benefits from a reduced number of stubs and their lengths, however, fly-by topology induces flight time skew between the clock and DQSx strobe (and DQx) at each DRAM in the array. Controllers will have a difficult time maintaining tDQSS, tDSS and tDSH specifications without supporting WRITE LEVELING in systems which use fly-by topology based designs. WRITE LEVELING timing and detailed operation information is provided in “WRITE LEVELING.

POSTED CAS ADDITIVE LATENCY (AL)

AL is supported to make the command and data bus efficient for sustainable bandwidths. MR1[4,3] define the value of AL (see Figure 46). MR1[4,3] enables the user to program the DRAMs with an AL=0, CL-1, or CL-2.

With this feature, a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to $t_{RCD(MIN)}$. The only restriction is ACTIVATE to READ or WRITE + AL $\geq t_{RCD(MIN)}$ must be satisfied. Assuming $t_{RCD(MIN)} = CL$, a typical application using this feature, sets $AL = CL - 1t_{CK} = t_{RCD(MIN)} - 1t_{CK}$. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM iMOD device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), $RL = AL + CL$, WRITE latency (WL) is the sum of CAS WRITE latency and AL, $WL = AL + CWL$ (see "MODE REGISTER 2 (MR2)"). Examples of READ and WRITE latencies are shown in Figure 47 and Figure 49.

FIGURE 47- READ LATENCY (AL = 5, CL = 6)


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
MODE REGISTER 2 (MR2)

The MODE REGISTER 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT) and DYNAMIC ODT (RTT_{WR}). These functions are controlled via the bits shown in Figure 48. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided that the operation has been performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait for the specified time tMRD and tMOD before initiating a subsequent operation.


The temperature-compensated self refresh (TCSR) feature substantially reduces the self refresh current (IDD6). TCSR takes affect when T_c is less than 45°C and the auto self refresh (ASR) function is enabled. ASR is required to use the TCSR feature and is enabled manually via mode register 2 (MR2[6]). See Mode Register 2 (MR2) Definition below.

Enabling ASR also automatically changes the DRAM self refresh rate from 1x to 2x when the case temperature exceeds 85°C. This allows the user to operate the DRAMs beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

When ASR is disabled and T_c is 0°C to 85°C, the self refresh mode's refresh rate is assumed to be at the normal rate (sometimes referred to as 1x refresh rate). Also, if ASR is disabled and T_c is 85°C to 95°C, the user must select the SRT extended-temperature self refresh rate (sometimes referred to as 2x refresh rate). SRT is selected via mode register 2 (MR2 [7]) register. See Mode Register 2 (MR2) Definition below.

SPD settings should always support 05h (101 binary) in Byte 31.

Mode register 2 (MR2) controls additional functions and features not available in the other mode registers. The auto self refresh (ASR) function is of particular interest because the DRAMs go into TCSR mode when ASR has been enabled. This function is controlled via the bits shown in the figure below.


FIGURE 48- MODE REGISTER 2 (MR2) DEFINITION


Notes: 1. MR2[18:11, 8, and 2:0] are reserved for future use and must all be programmed to "0."

CAS WRITE LATENCY (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal WRITE to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 48). The overall WRITE LATENCY (WL) is equal to CWL + AL (see Figure 46).

FIGURE 49- CAS WRITE LATENCY



AUTO SELF REFRESH (ASR)

Mode register MR2[6] is used to DISABLE/ENABLE the ASR function.

When ASR is DISABLED, the SELF REFRESH mode's REFRESH rate is assumed to be at the normal 85°C limit (commonly referred to as the 1X REFRESH rate). In the DISABLED mode, ASR requires the user to ensure the SDRAM never exceeds a TA of 85°C while in SELF REFRESH unless the user enables the SRT feature listed below, supporting an elevated temp up to +95°C while in SELF REFRESH.

The standard SELF REFRESH current test specifies test conditions to normal ambient temperature (85°C) only, meaning if ASR is enabled, the standard SELF REFRESH current specification does not apply (see the "EXTENDED TEMPERATURE USAGE" description later in this DS).

SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to DISABLE/ENABLE the SRT function. When SRT is Disabled, the SELF REFRESH mode's refresh rate is assumed to be at the normal 85°C limit. In the DISABLED mode, SRT requires the user to ensure the temperature never exceeds the TA limit of 85°C while in SELF REFRESH mode unless the user enables ASR.

When SRT is enabled, SELF REFRESH is changed internally from 1X to 2X, regardless of the ambient temperature (TA). This enables the user to operate the DRAMs beyond the standard 85°C limit up to the optional

extended temperature range of +95°C while in SELF REFRESH mode. The standard SELF REFRESH current test specifies test conditions to normal ambient temperature (85°C) only, meaning if SRT is enabled, the standard SELF REFRESH current specifications do not apply.

SRT vs. ASR

If the ambient temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be DISABLED throughout operation. If the extended temperature option is used, the user is required to provide a 2X refresh rate during (manual) refresh for Extended temp devices or 3X refresh rate for Mil-temp devices. SRT and ASR should be enabled for automatic REFRESH services on all devices used in temperature environments $\leq 95^\circ C$

SRT forces the DRAMs to switch the internal SELF REFRESH rate from 1X to 2X. SELF REFRESH is performed at 2X regardless of TA.

ASR automatically switches the DRAMs internal SELF REFRESH rate from 1X to 2X, however, while in SELF REFRESH mode, ASR enables the REFRESH rate automatically adjust between 1X and 2X REFRESH rate over the supported temperature range. One other disadvantage with ASR is the DRAMs cannot always switch from a 1X to a 2X refresh rate at an exact ambient Temperature of 85°C. Although the DRAMs will support data integrity when it switches from a 1X to 2X rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary at one instant in time, SRT and ASR cannot be simultaneously enabled.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
DYNAMIC ODT


The dynamic ODT (RTT_WR) feature is defined by MR2[10,9]. Dynamic ODT is enabled when a value is selected. This enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination “on-the-fly”.

With dynamic ODT (RTT_WR) when beginning a WRITE burst and subsequently switches back to ODT (RTT_WR) is enabled: ODTLCNW, ODTLCNW4, ODTLCNW* ODTH4, ODTH8 and tADC.

Dynamic ODT is only applicable during WRITE cycles, If ODT (RTT_NOM) is disabled, dynamic ODT (RTT_WR) is still permitted. RTT_NOM and RTT_WR can be used independent of one another. Dynamic ODT is not available during WRITE LEVELING mode, regardless of the state of ODT (RTT_NOM). For details on ODT operation, refer to the “On-Die-Termination (ODT)” section.

MODE REGISTER (MR3)

Mode register 3 (MR3) controls additional functions and features not available via MR0, MR1 or MR2. Currently defined as the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 50. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided the programming of the MR3 has been performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait the specified time tMRD and tMOD before initiating a subsequent operation.

FIGURE 50 - MODE REGISTER 3 (MR3) DEFINITION

NOTES:


1. MR3[18 and 15:3] are reserved for future use and must all be programmed to “0.”
2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
3. Intended to be used for READ synchronization.

MULTIPURPOSE REGISTER (MPR)

The MULTIPURPOSE REGISTER is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 51.

If MR3[2] is a "0", then the MPR access is disabled and the DRAMs operate in normal mode. However, if MR3[2] is a "1", then the DRAMs no longer outputs normal read data but outputs MPR data as defined by MR3[0,1]. If MR3[0,1] is equal to "00", then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3 and MR3[2]=1 (see Table 61). Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and tRP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued is defined by MR3[1:0] when MPR is enabled (see Table 62). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2]=0). POWER-DOWN, SELF REFRESH and any other NON READ or RDAP command is not allowed. The RESET function is supported during MPR enable mode.

FIGURE 51 - MULTIPURPOSE REGISTER (MPR) BLOCK DIAGRAM

NOTES:

1. A predefined data pattern can be read out of the MPR with an external READ command.
2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 62: BURST ORDER

MR3[2] MPR	MR3[1:0] MPR READ Function	Function
0	"Don't Care"	Normal Operation, no MPR transaction. All subsequent READs come from the SDRAM memory array. All subsequent WRITES go to the SDRAM memory array.
1	A[1:0] (Table 63)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and 2.

MPR FUNCTIONAL DESCRIPTION

The MPR JEDEC definition allows for either a prime DQ0 for lower byte and DQ8 for the upper byte of each of the (2) words contained in the HiMOD, to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable. This providing the DLL is locked as required.

MPR addressing for a valid MPR READ is as follows:

- A[1:0] must be set to "00" as the burst order is fixed per nibble
- A2 selects the burst order
 - BL8, A2 is set to "0", and the burst order is fixed to 0,1,2,3,4,5,6,7
- For burst chop 4 cases, the burst order is switched on the nibble base and:
 - A2=0: burst order =0,1,2,3
 - A2=1: burst order =4,5,6,7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MRO
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
MPR REGISTER ADDRESS DEFINITIONS and BURSTING ORDER


The MPR currently supports a single data format. This data format is a predefined READ pattern for system calibration. The predefined pattern is always a repeating 0-1 bit pattern.

Examples of the different type of predefined READ pattern bursts are shown in Figures 52, 53, and 54.

TABLE 63: BURST ORDER


MR3[2]	MR3[1:0]	Function	Burst Read Length	A[2:0]	Burst Order and Data Pattern
1	00	READ predefined pattern for system calibration	BL8	000	Burst Order: 0,1,2,3,4,5,6,7 Predefined pattern: 0,1,0,1,0,1,0,1
			BC4	000	Burst Order: 0,1,2,3 Predefined pattern: 0,1,0,1
			BC4	100	Burst Order: 4,5,6,7 Predefined pattern: 0,1,0,1
1	01	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	10	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	11	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a

Figure 52 - MPR System Read Calibration with BL8: Fixed Burst Order Single Readout




- Notes:
1. READ with BL8 either by MRS or OTF.
 2. Memory controller must drive 0 on A[2:0].

Figure 53 - MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout




- Notes:
1. READ with BL8 either by MRS or OTF.
 2. Memory controller must drive 0 on A[2:0].

Figure 54 - MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble



- Notes:
1. READ with BC4 either by MRS or OTF.
 2. Memory controller must drive 0 on A[1:0].
 3. A2 = 0 selects lower 4 nibble bits 0 . . . 3.
 4. A2 = 1 selects upper 4 nibble bits 4 . . . 7.

Figure 55 - MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble


- Notes:
1. READ with BC4 either by MRS or OTF.
 2. Memory controller must drive 0 on A[1:0].
 3. A2 = 1 selects upper 4 nibble bits 4 . . . 7.
 4. A2 = 0 selects lower 4 nibble bits 0 . . . 3.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module

MPR READ PREDEFINED PATTERN

The predetermined READ calibration pattern is a fixed pattern of 0,1,0,1,0,1,0,1. The following is an example of using the READ out predetermined READ calibration pattern. The example is to perform multiple READS from the MULTIPURPOSE REGISTER (MPR) in order to do system level READ timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the READ calibration:

- Precharge all banks
- After t_{RP} is satisfied, set MRS, MR3[2] = 1 and MR3[1:0]=00. This redirects all subsequent READs and Loads the predefined pattern into the MPR. As soon as t_{MRD} and t_{MOD} are satisfied, the MPR is available.
- Data WRITE operations are not allowed until the MPR returns to the normal SDRAM state
- Issue a READ with burst order information (all other address pins are “Don’t Care”):
 - A[1:0] = 00 (data burst order is fixed starting at nibble)
 - A2 = 0 (for BL8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12 = 1 (use BL8)
- After RL = AL + CL, the SDRAM bursts out the predefined READ calibration pattern (0,1,0,1,0,1,0,1)
- The memory controller repeats the calibration READs until READ data capture at the memory controller is optimized
- After the last MPR READ burst and after t_{MPRR} has been satisfied, issue MRS, MR3[2] = 0 and MR3[1:0] = “Don’t Care” to the normal SDRAM state. All subsequent READ and WRITE accesses will be regular READS and WRITES from/to the SDRAM array
- When t_{MRD} and t_{MOD} are satisfied from the last MRS, the regular SDRAM commands (such as ACTIVATE a Memory bank for regular READ or WRITE access) are permitted

MODE REGISTER SET (MRS)

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determines which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (t_{RP} is satisfied and no data bursts are in progress). The controller must wait the specified time t_{MRD} before initiating a subsequent operation such as an ACTIVATE command. There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by t_{MOD} . Both t_{MRD} and t_{MOD} parameters are shown in Figure 42 and 43. Violating either of these requirements will result in unspecified operation.


ZQ CALIBRATION

The ZQ CALIBRATION command is used to calibrate the output drivers (RON) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated 240Ω (±1%) external resistor is connected from the SDRAM’s ZQ ball to VssQ.

The DRAMs need a longer time to calibrate RON and ODT at power up INITIALIZATION and SELF REFRESH exit and a relatively shorter time to perform periodic calibrations. DDR3 Standards define two ZQ CALIBRATION commands: ZQ CALIBRATION LONG (ZQCL) and ZQ CALIBRATION SHORT (ZQCS). An example of ZQ CALIBRATION timing is shown in Figure 56.

All banks must be PRECHARGED and t_{RP} must be met before ZQCL or ZQCS commands can be issued to the DRAMs. No other activities (other than another ZQCL or ZQCS command may be issued to the DRAMs) can be performed on the DRAM array by the controller for the duration of t_{ZQINIT} or t_{ZQOPER} . The quiet time on the array helps accurately calibrate RON and ODT. After calibration is achieved, the DRAM controller should disable the ZQ ball’s current consumption path to reduce overall power usage.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon SELF REFRESH exit, an explicit ZQCL is required if ZQ CALIBRATION is desired.

FIGURE 56 - ZQ CALIBRATION TIMING (ZQCL AND ZQCS)

NOTES:

1. CKE must be continuously registered HIGH during the calibration procedure.
2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
3. All devices connected to the DQ bus should be High-Z during calibration.

ACTIVATE



Before any READ or WRITE commands can be issued to a bank within the DRAMs, a ROW in that bank must be opened (ACTIVATED). This is accomplished via the ACTIVATE command, which selects both the BANK and the ROW to be ACTIVATED.

After a ROW is opened with an ACTIVATE command, a READ or WRITE command may be issued to that ROW, subject to the t_{RCD} specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to t_{RCD} (MIN). In this operation, the DRAMs enable a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to t_{RCD} (MIN) (see "POSTED CAS ADDITIVE LATENCY (AL)"). t_{RCD} (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which the READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.

When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to t_{CCD} (MIN).

A subsequent ACTIVATE command to a different ROW in the same BANK can only be issued after the previous ACTIVE ROW has been closed (PRECHARGED). The minimum time interval between successive ACTIVATE commands to the same BANK is defined by t_{RC} .


A subsequent ACTIVATE command to another BANK can be issued while the first BANK is being accessed, which results in a reduction of total ROW-ACCESS overhead. The minimum time interval between successive ACTIVATE commands may be issued in a given t_{FAW} (MIN) period, and the t_{RRD} (MIN) restriction still applies. The t_{FAW} (MIN) parameter applies, regardless of the number of BANKS already opened or closed.

FIGURE 57 - EXAMPLE: MEETING t_{RRD} (MIN) AND t_{RCD} (MIN)

FIGURE 58 - EXAMPLE: t_{FAW}


READ

READ bursts are initiated with a READ command. The starting COLUMN and BANK addresses are provided with the READ command and AUTO PRECHARGE is either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled, the ROW being accessed is automatically PRECHARGED at the completion of the burst sequence. If AUTO PRECHARGE is disabled, the ROW will be left open after the completion of the burst.

During READ bursts, the valid data out element from the starting column address is available at READ LATENCY (RL) clocks later. RL is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS LATENCY (CL) ($RL = AL + CL$). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK \bar). Figure 59 shows an example of RL based on a CL setting of 8 as well as AL=0.

FIGURE 59 - READ LATENCY


DQSx and DQSx \bar is driven along with the output data. The initial LOW state on DQSx and HIGH state on DQSx \bar , is known as the READ preamble (tRPRE). The LOW state on DQSx and the HIGH state on DQSx \bar , coincident with the last data-out element, is known as the READ postamble (tRPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ will go HIGH-Z. A detailed explanation of tDQSQ (valid data-out skew), tQH (data-out window hold), and the valid data window are depicted in Figure 71. A detailed explanation of tDQSCK (DQS transition skew to CK) is also depicted in Figure 71.


Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued tCCD cycles after the first READ command. This is shown for BL8 in Figure 60. If BC4 is enabled, tCCD must still be met which will cause a gap in the data output, as shown in Figure 61. Nonconsecutive READ data is reflected in Figure 62. DDR3 standards do not allow interrupting or truncating any READ burst.

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 63. To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is $RL + \text{tCCD} - WL + 2\text{tCK}$.


A READ burst may be followed by a PRECHARGE command to the same bank provided AUTO PRECHARGE is not ACTIVATED. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called tRTP (READ-to-PRECHARGE). tRTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 65 and BC4 in Figure 66. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with AUTO PRECHARGE function is engaged. The DRAMs start an AUTO PRECHARGE operation on the rising edge which is $AL + \text{tRTP}$ cycles after the READ command. DDR3 DRAMs support a tRAS lockout feature (see Figure 68). If $\text{tRAS}(\text{MIN})$ is not satisfied at the edge, the starting point of the AUTO PRECHARGE operation will be delayed until $\text{tRAS}(\text{MIN})$ is satisfied. In case the internal PRECHARGE operation is pushed out by tRTP , tRP starts at the point at which the internal PRECHARGE happens. The time from READ with AUTO PRECHARGE to the next ACTIVATE command the same bank is $AL + (\text{tRTP} + \text{tRP})^*$, where "*" means rounded up to the next integer. In any event, internal RECHARGE does not start earlier than four clocks after the last 8n-bit prefetch.

Figure 60 - Consecutive READ Bursts (BL8)




- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.
 3. DO n (or b) = data-out from columnn (or column b).
 4. BL8, RL = 5 (CL = 5, AL = 0).

Figure 61 - Consecutive READ Bursts (BC4)



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4.
 3. DO n (or b) = data-out from columnn (or column b).
 4. BC4, RL = 5 (CL = 5, AL = 0).

Figure 62 - Nonconsecutive READ Bursts




- Notes:
1. AL = 0, RL = 8.
 2. DO n (or b) = data-out from column n (or column b).
 3. Seven subsequent elements of data-out appear in the programmed order following DO n.
 4. Seven subsequent elements of data-out appear in the programmed order following DO b.

Figure 63 - READ (BL8) to WRITE (BL8)




- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6.

Figure 64 - READ (BC4) to WRITE (BC4) OTF



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.
 3. DO n = data-out from column n; DI n = data-in from column n.
 4. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

Figure 65 - READ to PRECHARGE (BL8)


- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A12 = 1$ during the READ command at T0, and the WRITE command at T6.
 3. DO n = data-out from column, D1b = data-in for column b.
 4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

Figure 66 - READ to PRECHARGE (BC4)




Figure 67 - READ to PRECHARGE (AL = 5, CL = 6)





Figure 68 - READ with Auto Precharge (AL = 4, CL = 6)




4GByte, DDR3, 512M x 32 Dual Channel Memory Module**READ**

A DQSx to DQ output timing is shown in Figure 69. The DQ transitions between valid data outputs must be within t_{DQSQ} of the crossing point of DQSx and DQSx\|. DQS must also maintain a minimum HIGH and LOW time of t_{QSH} and t_{QSL} . Prior to the READ preamble, the DQ balls will either be floating or terminated depending on the status of the ODT signal.

Figure 70 shows the strobe-to-clock timing during a READ. The crossing point DQSx, DQSx\| must transition with $\pm t_{DQSCK}$ of the clock crossing point. The data out has no timing relationship to clock, only to DQS, as shown in Figure 70.

Figure 70 also shows the READ preamble and postamble. Normally, both DQSx and DQSx\| are HIGH-Z to save power (V_{DDQ}). Prior to data output from the DRAMs, DQSx is driven LOW and DQSx\| driven HIGH for t_{RPRE} . This is known as the READ preamble.

The READ postamble, t_{RPST} , is one half clock from the last DQSx, DQSx\| transition. During the READ postamble, DQSx is driven LOW and DQSx\| driven HIGH. When complete, the DQ will either be disabled or will continue terminating depending on the state of the ODT signal. Figure 75 demonstrates how to measure t_{RPST} .

Figure 69 - Data Output Timing – tDQSQ and Data Valid Window


- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.
 3. DO n = data-out from column n.
 4. BL8, RL = 5 (AL = 0, CL = 5).
 5. Output timings are referenced to V_{CCQ/2} and DLL on and locked.
 6. tDQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to clock.
 7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.

OUTPUT TIMING

t_{HZ} and t_{LZ} transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving t_{HZ} (DQS) and t_{HZ} (DQ) or begins driving t_{LZ} (DQS). t_{LZ} (DQ), Figure 71 shows a method to calculate the point when the device is no longer driving t_{HZ} (DQS) and t_{HZ} (DQ) or begins driving t_{LZ} (DQS), t_{LZ} (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters t_{LZ} (DQS), t_{LZ} (DQ), t_{HZ} (DQS) and t_{HZ} (DQ) are defined as single-ended.

Figure 70 - Data Strobe Timing – READs





Figure 71 - Method for Calculating t_{LZ} and t_{HZ}


- Notes:
1. Within a burst, the rising strobe edge is not necessarily fixed at $t_{DQSCCK} (MIN)$ or $t_{DQSCCK} (MAX)$. Instead, the rising strobe edge can vary between $t_{DQSCCK} (MIN)$ and $t_{DQSCCK} (MAX)$.
 2. The DQS high pulse width is defined by t_{QSH} , and the DQS low pulse width is defined by t_{QSL} . Likewise, $t_{LZ} (DQS) MIN$ and $t_{HZ} (DQS) MIN$ are not tied to $t_{DQSCCK} (MIN)$ (early strobe case) and $t_{LZ} (DQS) MAX$ and $t_{HZ} (DQS) MAX$ are not tied to $t_{DQSCCK} (MAX)$ (late strobe case); however, they tend to track one another.
 3. The minimum pulse width of the READ preamble is defined by $t_{RPRE} (MIN)$. The minimum pulse width of the READ postamble is defined by $t_{RPST} (MIN)$.

FIGURE 72 - t_{RPRE} TIMING




FIGURE 73 - t_{RPST} TIMING




FIGURE 74 - t_{WPRE} TIMING





FIGURE 75 - t_{WPST} TIMING



4GByte, DDR3, 512M x 32 Dual Channel Memory Module**WRITE**

WRITE bursts are initiated with a WRITE command. The starting COLUMN and BANK addresses are provided with the WRITE command, and AUTO PRECHARGE is selected, the ROW being accessed will be PRECHARGED at the end of WRITE burst. If AUTO PRECHARGE is not selected, the ROW will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 76 through Figure 84, AUTO PRECHARGE is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQSx following the WRITE LATENCY (WL) clocks later and subsequent data elements will be registered on successive edges of DQSx. WRITE LATENCY (WL) is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS WRITE LATENCY (CWL): $WL = AL + CWL$. The values of AL and CWL are programmed in the MR- and MR2 registers, respectively. Prior to the first valid DQSx edge, a full cycle is needed (including a dummy crossover of DQSx, DQSx\1) and specified as the WRITE preamble shown in Figure 76. The half cycle on DQSx following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQSx is WL clocks \pm t_{DQSS} . Figure 77 through Figure 84 show the nominal case where $t_{DQSS} = 0ns$; however, Figure 76 includes $t_{DQSS} (MIN)$ and $t_{DQSS} (MAX)$ cases.

Data may be masked from completing a WRITE using data mask. The mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.


Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain HIGH-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be t_{CCD} clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figures 77 and 78 show concatenated bursts. An example of nonconsecutive WRITES is shown in Figure 79.


Data for any WRITE burst may be followed by a subsequent READ command after t_{WTR} has been met (see Figures 80, 81 and 82).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command providing t_{WR} has been met, as shown in Figure 83 and Figure 84.


Both t_{WTR} and t_{WR} starting time may vary depending on the mode register settings (fixed BC4, BL8 vs. OTF).

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 76 - WRITE BURST



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A12 = 1$ during the WRITE command at $T0$.
 3. DI_n = data-in for column n .
 4. BL8, $WL = 5$ ($AL = 0$, $CWL = 5$).
 5. t_{DQSS} must be met at each rising clock edge.
 6. t_{WPST} is usually depicted as ending at the crossing of DQS , $DQS\#$; however, t_{WPST} actually ends when DQS no longer drives LOW and $DQS\#$ no longer drives HIGH.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 77 - CONSECUTIVE WRITE (BL8) TO WRITE (BL8)



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.
 3. DI n (or b) = data-in for column n (or column b).
 4. BL8, WL = 5 (AL = 0, CWL = 5).

FIGURE 78 - CONSECUTIVE WRITE (BC4) TO WRITE (BC4) VIA MRS OR OTF



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. BC4, WL = 5 (AL = 0, CWL = 5).
 3. DI n (or b) = data-in for column n (or column b).
 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.
 5. If set via MRS (fixed) tWR and tWTR would start at T11 (2 cycles earlier)

FIGURE 79 - NONCONSECUTIVE WRITE TO WRITE



- Notes:
1. DI n (or b) = data-in for column n (or column b).
 2. Seven subsequent elements of data-in are applied in the programmed order following DOn.
 3. Each WRITE command may be to any bank.
 4. Shown for WL = 7 (CWL = 7, AL = 0).
 5. If set via MRS(fixed) tWR and tWTR would start at T11 (2 cycles earlier)

FIGURE 80 - WRITE (BL8) TO READ (BL8)



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. t_{WTR2} controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T9.
 3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0. The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.
 4. DI n = data-in for column n.
 5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

FIGURE 81 - WRITE TO READ (BC4 MODE REGISTER SETTING)



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. t_{WTR} controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.
 3. The fixed BC4 setting is activated by $MR0[1:0] = 10$ during the WRITE command at T0 and the READ command at T10.
 4. $D[n]$ = data-in for column n .
 5. BC4 (fixed), $WL = 5$ ($AL = 0$, $CWL = 5$), $RL = 5$ ($AL = 0$, $CL = 5$).

FIGURE 82 - WRITE (BC4 OTF) TO READ (BC4 OTF)



- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. t_{WTR} controls the WRITE-to-READ delay to the same device and starts after 'BL'.
 3. The BC4 OTF setting is activated by MR0[1:0] = 01 and A 12 = 0 during the WRITE command at T0 and the READ command at Tn.
 4. DI n = data-in for column n.
 5. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

FIGURE 83 - WRITE (BL8) TO PRECHARGE


- Notes:
1. DI n = data-in from column n.
 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
 3. Shown for WL = 7 (AL = 0, CWL = 7).

FIGURE 84 - WRITE (BC4 MODE REGISTER SETTING) TO PRECHARGE


- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The write recovery time (t_{WR}) is referenced from the first rising clock edge after the last write data is shown at T7. t_{WR} specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
 4. DI n = data-in for column n.
 5. BC4 (fixed), WL = 5, RL = 5.

FIGURE 85 - WRITE (BC4 OTF) TO PRECHARGE


- Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 2. The write recovery time (t_{WR}) is referenced from the rising clock edge at T9. t_{WR} specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
 4. DI n = data-in for column n.
 5. BC4 (OTF), WL = 5, RL = 5.

DQ INPUT TIMING


Figure 86 shows the strobe to clock timing during a WRITE. DQSx, DQSx $\bar{}$ must transition within $0.25t_{CK}$ of the clock transitions as limited by t_{DQSS} . All data and data mask setup and hold timings are measured relative to the DQSx, DQSx $\bar{}$ crossings, not the clock crossing.

The WRITE preamble and postamble are also shown. One clock prior to data input, DQSx must be HIGH and DQSx $\bar{}$ must be LOW. Then for a half clock, DQSx is driven LOW (DQSx $\bar{}$ is driven HIGH)

during the WRITE preamble. t_{WPRE} , likewise, DQSx must be kept LOW by the memory controller after the last data is written to the DRAMs during the WRITE postamble, t_{WPST} .

Data setup and hold times are shown in Figure 86. All setup and hold times are measured from the crossing points of DQSx and DQSx $\bar{}$. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by t_{DQSH} and t_{DQSL} .

FIGURE 86 - DATA INPUT TIMING


4GByte, DDR3, 512M x 32 Dual Channel Memory Module**PRECHARGE**

Input A10 determines whether one bank or all banks are to be PRECHARGED and in the case where only one bank is to be precharged, inputs BA[2:0] select the array BANK.

When all banks are to be PRECHARGED, inputs BA[2:0] are treated as “Don’t Care”. After a bank is PRECHARGED, it is in the IDLE State and must be ACTIVATED prior to any READ or WRITE commands being issued.

SELF REFRESH

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. VREFDQ may float or not drive V_{DDQ/2} while in the SELF REFRESH mode under certain conditions:


- V_{ss} < VREFDQ < V_{DD} is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit timing requirements are met

The DRAMs must be idle with all BANKS in the PRECHARGE state (^tRP is satisfied and no bursts are in progress) before a SELF REFRESH entry command can be issued. ODT must also be turned off before SELF REFRESH entry by registering the ODT ball LOW prior to the SELF REFRESH entry command (see “On-Die Termination (ODT) for timing requirements). If RTT_NOM and RTT_WR are disabled in the mode registers, ODT can be a “Don’t Care”. After the SELF REFRESH entry command is registered, CKE must be held LOW to keep the DRAMs in SELF REFRESH mode.

After the DRAMs have entered SELF REFRESH mode, all external control signals, except CKE and RESET, become “Don’t Care”. The DRAMs initiate a minimum of one REFRESH command internally within the ^tCKE period when it enters SELF REFRESH mode.

The requirements for entering and exiting SELF REFRESH mode depend on the state of the clock during SELF REFRESH mode. First and foremost, the clock must be stable (meeting ^tCK specifications) when SELF REFRESH mode is entered. If the clock remains stable and the frequency is not altered while in SELF REFRESH mode, then the DRAMs are allowed to exit SELF REFRESH after ^tCKESR is satisfied (CKE is allowed to transition HIGH ^tCKESR later than when CKE was registered LOW). Since the clock remains stable in SELF REFRESH mode (no frequency change), ^tCKSRE and ^tCKSRX are not required. However, if the clock is altered during SELF REFRESH mode, then ^tCKSRE and ^tCKSRX must be satisfied. When entering SELF REFRESH, ^tCKSRE must be satisfied prior to altering the clock’s frequency. Prior to exiting SELF REFRESH, ^tCKSRX must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during SELF REFRESH exit, NOP or DES must be issued for ^tXS time. ^tXS is required for the completion of any internal REFRESH that is already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. ^tXS is also the earliest time that a SELF REFRESH re-entry may occur (see Figure 87). Before a command requiring a locked DLL can be applied, a ZQCL command must be issued. ^tZQOPER timing must be met and ^tXSDLL must be satisfied. ODT must be off during ^tXSDLL.

FIGURE 87 - SELF REFRESH ENTRY/EXIT TIMING


- Notes:
1. The clock must be valid and stable meeting t_{CK} specifications at least t_{CKSRE} after entering self refresh mode, and at least t_{CKSRX} prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then t_{CKSRE} and t_{CKSRX} do not apply; however, t_{CKESR} must be satisfied prior to exiting at SRX.
 2. ODT must be disabled and RTT off prior to entering self refresh at state T1. If both RTT_NOM and RTT_WR are disabled in the mode registers, ODT can be a "Don't Care."
 3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
 6. t_{XS} is required before any commands not requiring a locked DLL.
 7. t_{XSDLL} is required before any commands requiring a locked DLL.
 8. The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, t_{RP} must be met, and no data bursts can be in progress.
 9. Self refresh exit is asynchronous; however, t_{XS} and t_{XSDLL} timings start at the first rising clock edge where CKE HIGH satisfies t_{ISXR} at Tc1. t_{CKSRX} timing is also measured so that t_{ISXR} is satisfied at Tc1.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
EXTENDED TEMPERATURE USAGE

The HiMOD module supports the optional extended temperature range up to $\leq 95^{\circ}\text{C}$ while supporting SELF REFRESH/AUTO REFRESH and support TA temperatures $>95^{\circ}\text{C} \leq 125^{\circ}\text{C}$ with MANUAL REFRESH only. When using SELF REFRESH/AUTO REFRESH and the ambient temperature is $>85^{\circ}\text{C}$, SRT and ASR options must be used.

The extended range temperature range modules must be REFRESHED externally at 2X anytime the ambient temperature is $>85^{\circ}\text{C}$. The external REFRESHING requirement is accomplished by reducing the REFRESH PERIOD from 64ms to 32ms. SELF REFRESH mode requires the use of ASR or SRT to support the extended temperature.

TABLE 64: SELF REFRESH TEMPERATURE AND AUTO SELF REFRESH DESCRIPTION

Field	MR2 Bits	Description
Self Refresh Temperature (SRT)		
SRT	7	If ASR is disabled (MR2[6]=0), SRT must be programmed to indicate ¹ OPER during SELF REFRESH; * MR2[7] = 0: Normal operating temperature range (0°C to $\leq 85^{\circ}\text{C}$) * MR2[7] = 1: Extended operating temperature range ($>85^{\circ}\text{C}$ to $\leq 105^{\circ}\text{C}$) If ASR is enabled (MR2[7]=1), SRT must be set to 0, even if the extended temperature range is supported. *MR2[7]=0: SRT is disabled.
Auto Self Refresh (ASR)		
ASR	6	When ASR is enabled, the SDRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values) *MR2[6]=1: ASR is enabled (M7 must = 0) When ASR is not enabled, the SRT bit must be programmed to indicate ¹ OPER during SELF REFRESH operation. *MR2[6]=0: ASR is disabled, must use manual SELF REFRESH (SRT)

TABLE 65: SELF REFRESH MODE SUMMARY

MR2[6] (ASR)	MR2[7] (SRT)	SELF REFRESH Operation	Permitted Operating Temperature Range for Self Refresh Mode
0	0	SELF REFRESH Mode is supported in the normal temperature range.	Normal (0°C to 85°C)
0	1	SELF REFRESH Mode is supported in normal and extended ($\leq 95^{\circ}\text{C}$ MAX) temperature ranges; When SRT is enabled, it increases self refresh power consumption.	Normal and extended (0°C to 95°C)
1	0	Self refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be temperature-dependent.	Normal and extended (0°C to 95°C)
1	1	Illegal.	

POWER-DOWN MODE

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while either an MRS, MPR, ZQCAL, READ or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations are in progress. However, the POWER-DOWN I_{DD} specifications are not applicable until such operations have been completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 65). Timing diagrams detailing the different POWER-DOWN mode entry and exits are shown in Figure 88 through Figure 97.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 66: COMMAND TO POWER-DOWN ENTRY PARAMETERS

DRAM Status	Last Command prior to CKE Low ¹	Parameter (MIN)	Parameter Value	Figure
Idle or Active	ACTIVATE	^t ACTPDEN	1 ^t CK	Figure 95
Idle or Active	PRECHARGE	^t PRPDEN	1 ^t CK	Figure 96
Active	READ or READAP	^t RDPDEN	RL = 4 ^t CK + 1 ^t CK	Figure 91
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	^t WRPDEN	WL + 4 ^t CK + ^t WR/ ^t CK	Figure 92
Active	WRITE: BC4MRS	^t WRAPDEN	WL + 2 ^t CK + ^t WR/ ^t CK	Figure 92
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF		WL + 4 ^t CK + WR + 1 ^t CK	Figure 93
Active	WRITEAP: BC4MRS		WL + 2 ^t CK + WR + 1 ^t CK	Figure 93
Idle	REFRESH	^t REFPDEN	1 ^t CK	Figure 94
POWER-DOWN	REFRESH	^t XPDLL	Greater of 10 ^t CK or 24ns	Figure 98
Idle	MODE REGISTER SET	^t MRSPDEN	^t MOD	Figure 97

Note 1: If slow-exit mode precharge power-down is enabled and entered, ODT becomes asynchronous ^tANPD prior to CKE going low and remains asynchronous until ^tANPD + ^tXPDLL after CKE goes high.

Entering POWER-DOWN mode disables the input and output buffers, excluding CK, CK_V, ODT, CKE and RESET_V. NOP or DES commands are required until ^tCPDED has been satisfied, at which time all specified input/output buffers will be disabled. The DLL should be in a locked state when POWER-DOWN is entered for the fastest mode timing. If the DLL is not locked during the POWER-DOWN entry, the DLL must be reset after exiting POWER-DOWN for proper READ operation as well as synchronous ODT operation.

During POWER-DOWN entry, if any bank remains open after all in-progress commands are complete, the DRAMs will be in ACTIVE POWER-DOWN. If all banks are closed after all in-progress commands are complete, the SDRAM will be in PRECHARGE POWER-DOWN mode or fast EXIT mode. When entering PRECHARGE POWER-DOWN, the DLL is turned off in slow exit mode or kept on in fast EXIT mode.

The DLL remains on when entering ACTIVE POWER-DOWN as well. ODT has special timing constraints when slow EXIT mode, PRECHARGE POWER-DOWN is enabled and entered. Refer to “Asynchronous ODT Mode” for detailed ODT usage requirements in slow EXIT mode PRECHARGE POWER-DOWN. A summary of the two POWER-DOWN modes is listed in Table 66.

While in either POWER-DOWN state, CKE is held LOW, RESET_V is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are a “Don’t Care”. If RESET_V goes LOW during POWER-DOWN, the SDRAM will switch out of POWER-DOWN and go into the RESET state. After CKE is registered LOW, CKE must remain LOW until ^tPD (MIN) has been satisfied. The maximum time allowed for POWER-DOWN duration is ^tPD (MAX) (9 x ^tREFI).

The POWER-DOWN states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until ^tCKE has been satisfied. A valid, executable command may be applied after POWER-DOWN EXIT LATENCY, ^tXP, ^tXPDLL have been satisfied. A summary of the POWER-DOWN modes is listed in Table 66.

For specific CKE-intensive operations, such as repeating a power-down-exit-to-refreash-to-power-down-entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient to keep the DLL properly updated. IN addition to meeting ^tPD when the REFRESH command is used between power-down exit adn power-down entry, two other conditions must be met. First, ^tXP must be satisfied before issuing the REFRESH command. Second, ^txpdl must be satisfied before the next power-down may be entered.

TABLE 67: POWER-DOWN MODES

DRAM State	MR1[12]	DLL State	POWER-DOWN exit	Relevant Parameters
ACTIVE (any bank open)	“Don’t Care”	ON	FAST	^t XP to any other valid COMMAND
PRECHARGE (all banks PRECHARGED)	1	ON	FAST	^t XP to any other valid COMMAND
	0	OFF	SLOW	^t XDLL to COMMANDS that require the DLL to be locked (READ, RDAP, ODT ON). ^t XP to any other valid COMMAND.






FIGURE 88 - ACTIVE POWER-DOWN ENTRY AND EXIT

FIGURE 89 - PRECHARGE POWER-DOWN (FAST-EXIT MODE) ENTRY AND EXIT



FIGURE 90 - PRECHARGE POWER-DOWN (SLOW-EXIT MODE) ENTRY AND EXIT


- Notes:
1. Any valid command not requiring a locked DLL.
 2. Any valid command requiring a locked DLL.

FIGURE 91 - POWER-DOWN ENTRY AFTER READ OR READ WITH AUTO PRECHARGE (RDAP)



4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 92 - POWER-DOWN ENTRY AFTER WRITE


Notes: 1. CKE can go LOW 2^t CK earlier if BC4MRS.

FIGURE 93 - POWER-DOWN ENTRY AFTER WRITE WITH AUTO PRECHARGE (WRAP)


Notes: 1. t_{WR} is programmed through MR0[11:9] and represents $t_{WR} (MIN)ns / t_{CK}$ rounded up to the next integer t_{CK} .
 2. CKE can go LOW 2^t CK earlier if BC4MRS.

FIGURE 94 - REFRESH TO POWER-DOWN ENTRY



Notes: 1. After CKE goes HIGH during t_{RFC} , CKE must remain HIGH until t_{RFC} is satisfied.

FIGURE 95 - ACTIVATE TO POWER-DOWN ENTRY




FIGURE 96 - PRECHARGE TO POWER-DOWN ENTRY




FIGURE 97 - MRS COMMAND TO POWER-DOWN ENTRY






FIGURE 98 - POWER-DOWN EXIT TO REFRESH TO POWER-DOWN ENTRY


- Notes:
1. t_{XP} must be satisfied before issuing the command.
 2. t_{XPDLL} must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.

⎵ Indicates a Break in Time Scale ▨ Don't Care

RESET

The RESET signal (RESET \backslash) is an asynchronous signal that triggers any time it drops LOW and there are no restrictions about when it can go LOW. After RESET \backslash is driven LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (RTT) turns off (HIGH-Z) and the DRAM reset. CKE should be brought LOW prior to RESET \backslash being driven HIGH. After RESET \backslash goes HIGH, the DRAMs must be re-initialized as though a normal power up were executed (see Figure 99). All refresh counters on the DRAMs are RESET and data stored in the DRAMs is assumed unknown after RESET \backslash has been driven LOW.

FIGURE 99 - RESET SEQUENCE


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ON-DIE TERMINATION (ODT)


ODT is a feature that enables the DRAMs to enable/disable on-die termination resistance for each DQ, DQSx, DQSx#, and DMx for the two 16 bit words contained in the module.

The ODT feature is designed to improve signal integrity of the memory array/sub-system by enabling the memory controller to independently turn on or off the DRAMs internal termination resistance for any grouping of DRAM devices. The ODT feature is not supported during DLL disable mode. A simple functional representation of the DRAM ODT feature is shown in Figure 100. The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

FUNCTIONAL REPRESENTATION OF ODT

The value of RTT (ODT termination value) is determined by the settings of several mode register bits (see Table 70). The ODT ball is ignored while in SELF REFRESH mode (must be turned off prior to SELF REFRESH entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous modes (when the DLL is off during PRECHARGE POWER-DOWN or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during WRITES and provides OTF switching from no RTT or RTT_NOM to RTT_WR.

The actual effective termination, RTT_EFF may be different from the RTT targeted due to nonlinearity of the termination. For RTT_EFF values and calculations, see "ODT Characteristics".

FIGURE 100 - ON-DIE TERMINATION

NOMINAL ODT

ODT (NOM) is the base termination resistance for each applicable ball, enabled or disabled via MR1[9,6,2] (see Figure 46), and it is turned on or off via the ODT ball.

TABLE 68: POWER-DOWN MODES

MR1[9,6,2]	ODT Pin	SDRAM Termination State	SDRAM State	Notes
000	0	RTT_NOM disabled, ODT OFF	Any valid	1,2
000	1	RTT_NOM disabled, ODT ON	Any valid except SELF REFRESH, READ	1,3
000-101	0	RTT_NOM enabled, ODT OFF	Any valid	1,2
000-101	1	RTT_NOM enabled, ODT ON	Any valid except SELF REFRESH, READ	1,3
110 and 111	X	RTT_NOM reserved, ODT ON or OFF	Illegal	

NOTES:

- Assumes dynamic ODT is disabled.
- ODT is enabled and active during most WRITES for proper termination, but it is not illegal to have it off during WRITES.
- ODT must be disabled during READS. The RTT_NOM value is restricted during WRITES. Dynamic ODT is applicable if enabled.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
NOMINAL ODT

Nominal ODT resistance RTT_NOM is defined by MR1[9,6,2], as shown in Figure 46. The RTT_NOM termination value applies to the output pins previously mentioned. The HiMOD supports multiple RTT_NOM values based on RZQ/n where n can be 2,4,6,8 or 12 and RZQ is $240\Omega \pm 1\%$. RTT_NOM termination is allowed any time after the SDRAM is initialized, calibrated and not performing READ accesses or when it is not in SELF REFRESH mode.

WRITE access uses RTT_NOM id dynamic ODT (RTT_WR) is disabled. If RTT_NOM is used during WRITES, only RZQ/2, RZQ/4 and RZQ/6 are allowed (see Table 66). ODT timings are summarized in Table 68, as well as, listed in Table 47.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in “Synchronous ODT Mode”.

TABLE 69: ODT PARAMETER

Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units
ODTL ON	ODT synchronous turn on delay	ODT registered HIGH	$RTT_ON \pm tAON$	$CWL + AL - 2$	tCK
ODTL OFF	ODT synchronous turn off delay	ODT registered HIGH	$RTT_ON \pm tAOF$	$CWL + AL - 2$	tCK
$tAONPD$	ODT asynchronous on delay	ODT registered HIGH	RTT_ON	1-8.5	ns
$tAOFFPD$	ODT asynchronous on delay	ODT registered HIGH	RTT_OFF	1-8.5	ns
ODTH4	ODT minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH or WRITE registration with ODT HIGH	ODT registered LOW	$4tCK$	tCK
ODTH8	ODT minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	$6tCK$	tCK
$tAON$	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 47	ps
$tAOF$	ODT turn-off relative to ODTL off completion	Completion of ODTL off	RTT_OFF	$0.5tCK \pm 0.2tCK$	tCK

DYNAMIC ODT

In certain applications, to further enhance signal integrity on the data bus, it is desirable that the termination strength, be changed without issuing an MRS command, essentially changing the ODT termination resistance on-the-fly. With dynamic ODT (RTT_WR) enabled, the DRAMs switch from nominal ODT (RTT_NOM) to dynamic ODT when beginning a WRITE burst and subsequently switches back to nominal ODT at the completion of the WRITE burst sequence. This requirement and the supporting DYNAMIC ODT makes it feasible and is described in further detail below:

DYNAMIC ODT FUNCTIONAL DESCRIPTION:

The dynamic ODT mode is enabled if either MR2[9] or mR2[10] is set to “1”. Dynamic ODT is not supported during DLL disable mode, so RTT_WR must be disabled. The dynamic ODT function is described, as follows:

- Two RTT values are available – RTT_NOM and RTT_WR :
 - The value of RTT_NOM is preselected via MR1[9,6,2]
 - The value for RTT_WR is preselected via MR2[10,9]
- During DRAM operations without READ or WRITE commands, the termination is controlled as follows:
 - Termination ON/OFF timing is controlled via the ODT ball and LATENCIES ODTI on and ODTL off
 - Nominal termination strength RTT_NOM is used
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered and if dynamic ODT is enabled, the ODT termination is controlled as follows:
 - A latency of ODTLCNW after the WRITE command: termination strength RTT_NOM switches to RTT_WR
 - A Latency of ODTLCWN8 (for BL8, fixed or OTF) or ODTLCWN4 (for BC4, fixed or OTF) after the WRITE command: termination strength RTT_WR switches back to RTT_NOM
 - ON/OFF termination timing is controlled via the ODT ball and determined by ODTL on, ODTL off, ODTH4 and ODTH8.
 - During the $tADC$ transition window, the value of RTT is undefined

ODT is constrained during WRITES and when dynamic ODT is enabled (see Table 69).

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
TABLE 70: DYNAMIC ODT SPECIFIC PARAMETERS

Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units
ODTL _{CNV}	Change from RTT_NOM to RTT_WR	WRITE registration	RTT switched from RTT_NOM to RTT_WR	WL - 2	¹ CK
ODTL _{CWN4}	Change from RTT_WR to RTT_NOM (BC4)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	4 ¹ CK + ODTL OFF	¹ CK
ODTL _{CWN8}	Change from RTT_WR to RTT_NOM (BL8)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	6 ¹ CK + ODTL OFF	¹ CK
[†] ADC	RTT change skew	ODTL _{CNV}	RTT trans complete	0.5 ¹ CK ± 0.2 ¹ CK	¹ CK

TABLE 71: MODE REGISTERS FOR RTT_NOM


MR1(RTT_NOM)			RTT_NOM (RZQ)	RTT_NOM(Ohms)	RTT_NOM Mode Restriction
M9	M6	M2			
0	0	0	Off	Off	n/a
0	0	1	RZQ/4	60	SELF REFRESH
0	1	0	RZQ/2	120	
0	1	1	RZQ/6	40	
1	0	0	RZQ/12	20	SELF REFRESH, WRITE
1	0	1	RZQ/8	30	
1	1	0	Reserved	Reserved	n/a
1	1	1	Reserved	Reserved	n/a

TABLE 72: MODE REGISTERS FOR RTT_WR


MR1(RTT_NOM)		RTT_NOM (RZQ)	RTT_NOM(Ohms)
M10	M2		
0	0	Dynamic ODT OFF: WRITE does not affect RTT_NOM	
0	1	RZQ/4	60
1	0	RZQ/2	120
1	1	Reserved	Reserved

TABLE 73: TIMING DIAGRAMS FOR DYNAMIC ODT


Figure	Title
Figure 101	Dynamic ODT: ODT asserted before and after the WRITE, BC4
Figure 102	Dynamic ODT: Without WRITE command
Figure 103	Dynamic ODT: ODT pin asserted together with WRITE command for 6 CK cycles, BL8
Figure 104	Dynamic ODT: ODT pin asserted with WRITE command for 6 CK cycles, BC4
Figure 105	Dynamic ODT: ODT pin asserted with WRITE command for 4 CK cycles, BC4

FIGURE 101 - DYNAMIC ODT: ODT ASSERTED BEFORE AND AFTER THE WRITE, BC4



- Notes:
1. Via MRS or OTF. AL = 0, CWL = 5. R_{TT_NOM} and R_{TT_WR} are enabled.
 2. O_{DT}H4 applies to first registering O_{DT} HIGH and then to the registration of the WRITE command. In this example, O_{DT}H4 is satisfied if O_{DT} goes LOW at T8 (four clocks after the WRITE command).

FIGURE 102 - DYNAMIC ODT: WITHOUT WRITE COMMAND



- Notes:
1. AL = 0, CWL = 5. R_{TT_NOM} is enabled and R_{TT_WR} is either enabled or disabled.
 2. O_{DT}H4 is defined from O_{DT} registered HIGH to O_{DT} registered LOW; in this example, O_{DT}H4 is satisfied. O_{DT} registered LOW at T5 is also legal.

FIGURE 103 - DYNAMIC ODT: ODT PIN ASSERTED TOGETHER WITH WRITE COMMAND FOR 6 CLOCK CYCLES, BL8


- Notes: 1. Via MRS or OTF; AL = 0, CWL = 5. If RTT_NOM can be either enabled or disabled, ODT can be HIGH. RTT_WR is enabled.
2. In this example, ODT_{High} = 6 is satisfied exactly.

FIGURE 104 - DYNAMIC ODT: ODT PIN ASSERTED WITH WRITE COMMAND FOR 6 CLOCK CYCLES, BC4


- Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT_NOM and RTT_WR are enabled.
2. ODT_{High}4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODT_{High}4 is satisfied. ODT registered LOW at T5 is also legal.

FIGURE 105 - DYNAMIC ODT: ODT PIN ASSERTED WITH WRITE COMMAND FOR 4 CLOCK CYCLES, BC4


- Notes:
1. Via MRS or OTF. AL = 0, CWL = 5. RTT_NOM can be either enabled or disabled. If disabled, ODT can remain HIGH. RTT_WR is enabled.
 2. In this example ODLTH4 = 4 is satisfied exactly.

SYNCHRONOUS ODT MODE

Synchronous ODT is selected whenever the DLL is turned on and locked while RTT_NOM or RTT_WR is enabled. Based on the POWER-DOWN definition, these modes are:

- Any bank ACTIVE with CKE HIGH
- REFRESH mode with CKE HIGH
- DLE mode with CKE HIGH
- ACTIVE POWER-DOWN mode (regardless of MR0[12])
- PRECHARGE POWER-DOWN mode if DLL is enabled during PRECHARGE POWER-DOWN by MR0[12]

ODT LATENCY AND POSTED ODT

In synchronous ODT mode, RTT turns on ODTL on clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTL off clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by t_{AON} and t_{AOF} around each clock edge (see Table 73). The ODT LATENCY is tied to the WRITE LATENCY (WL) by ODTL on = WL-2 and ODTL off = WL- 2.

Since WRITE LATENCY is made up of CAS WRITE LATENCY (CWL) and ADDITIVE LATENCY (AL), the AL value programmed into the mode register MR1[4,3], also applies to the ODT signal. The SDRAM's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTL on = CWL + AL - 2 and ODTL off = CWL + AL - 2.


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
SYNCHRONOUS ODT TIMING PARAMETERS

Synchronous ODT mode uses the following timing parameters: ODTL on, ODTL off, ODTH4, ODTH8, t_{AON} and t_{AOF} (see Table 73 and Figure 106). The minimum R_{TT} turn-on time (t_{AON} [MIN]) is the point at which the device leaves HIGH-A and ODT resistance begins to turn on. Maximum R_{TT} turn-on time (t_{AON} [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTL on. The minimum R_{TT} turn-off time (t_{AOF} [min]) is the point at which the device starts to turn-off ODT resistance. Maximum R_{TT} turn-off time (t_{AOF} [MAX]) is the point at which ODT has reached HIGH-Z. Both are measured from ODTL off.


When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the SDRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 107). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

TABLE 74: SYNCHRONOUS ODT PARAMETERS

Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units
ODTL ON	ODT synchronous TURN-ON delay	ODT registered HIGH	$R_{TT_ON} \pm t_{AON}$	$CWL + AL - 2$	t_{CK}
ODTL OFF	ODT synchronous TURN-OFF delay	ODT registered HIGH	$R_{TT_OFF} \pm t_{AOF}$	$CWL + AL - 2$	t_{CK}
ODTH4	ODT Minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH, or WRITE registration with ODT HIGH	ODT registered LOW	$4t_{CK}$	t_{CK}
ODTH8	ODT Minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	$6t_{CK}$	t_{CK}
t_{AON}	ODT TURN-ON relative to ODTL on completion	Completion of ODTL on	R_{TT_ON}	See Table 47	ps
t_{AOF}	ODT TURN-OFF relative to ODTL off completion	Completion of ODTL off	R_{TT_OFF}	$0.5t_{CK} \pm 0.2t_{CK}$	t_{CK}

FIGURE 106 - SYNCHRONOUS ODT



Notes: 1. $AL = 3$; $CWL = 5$; $ODTL\ on = WL = 6.0$; $ODTL\ off = WL - 2 = 6$. R_{TT_NOM} is enabled.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 107 - SYNCHRONOUS ODT (BC4)


- Notes:
1. $WL = 7$. Rtt_{NOM} is enabled. Rtt_{WR} is disabled.
 2. ODT must be held HIGH for at least $ODTH4$ after assertion ($T1$).
 3. ODT must be kept HIGH $ODTH4$ (BC4) or $ODTH8$ (BL8) after the WRITE command ($T7$).
 4. $ODTH$ is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE command with ODT HIGH to ODT registered LOW.
 5. Although $ODTH4$ is satisfied from ODT registered HIGH at $T6$, ODT must not go LOW before $T11$ as $ODTH4$ must also be satisfied from the registration of the WRITE command at $T7$.

ODT OFF DURING READS

As the module cannot terminate and drive at the same time, Rtt must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW. Rtt may not be enabled until the end of the postamble as shown in Figure 108.

FIGURE 108 - ODT DURING READS


- Notes:
1. ODT must be disabled externally during READS by driving ODT LOW. For example, $CL = 6$; $AL = CL - 1 = 5$; $RL = AL + CL = 11$; $CWL = 5$; $ODTL_{on} = CWL + AL - 2 = 8$; $ODTL_{off} = CWL + AL - 2 = 8$. Rtt_{NOM} is enabled. Rtt_{WR} is a "Don't Care."


ASYNCHRONOUS ODT MODE

Asynchronous ODT mode is available when the DRAMs run in DLL ON mode and when either R_{TT_NOM} or R_{TT_WR} is enabled; however, the DLL is temporarily turned off in PRECHARGED POWER-DOWN standby via MR0[12]. Additionally, ODT operates asynchronously when the DLL is synchronizing after being RESET. See "POWER-DOWN MODE" for definition and guidance over POWER-DOWN details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls R_{TT} by analog time. The timing parameters t_{AONPD} and t_{AOFPD} (see Table 74) replace ODTL on/ t_{AON} and ODTL off/ t_{AOF} respectively, when ODT operates asynchronously (see Figure 109).

The minimum R_{TT} turn-on time (t_{AONPD} [MIN]) is the point at which the device termination circuit leaves HIGH-Z and ODT resistance begins to turn-on. Maximum R_{TT} turn-on time (t_{AONPD} [MAX]) is the point at which ODT resistance is fully on. t_{AONPD} (MIN) and t_{AONPD} (MAX) are measured from ODT being sampled HIGH.

The minimum R_{TT} turn-off time (t_{AOFPD} [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum R_{TT} turn-off time (t_{AOFPD} [MAX]) is the point at which ODT has reached HIGH-Z. t_{AOFPD} (MIN) and t_{AOFPD} (MAX) are measured from ODT being sampled LOW.

FIGURE 109 - ASYNCHRONOUS ODT TIMING WITH FAST ODT TRANSITION

TABLE 75: ASYNCHRONOUS ODT TIMING PARAMETERS FOR ALL SPEED BINS

Symbol	Description	MIN	MAX	Units
t_{AONPD}	Asynchronous R_{TT} TURN-ON delay (POWER-DOWN with DLL off)	2	8.5	ns
t_{AOFPD}	Asynchronous R_{TT} TURN-OFF delay (POWER-DOWN with DLL off)	2	8.5	ns

4GByte, DDR3, 512M x 32 Dual Channel Memory Module
SYNCHRONOUS TO ASYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN ENTRY)

There is a transition period around POWER-DOWN ENTRY (PDE) where the SDRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by the setting of MR0[12] = 0. POWER-DOWN entry begins t_{ANPD} prior to CKE first being registered LOW and it ends when CLE is first registered LOW. t_{ANPD} is equal to the greater of $ODTL_{off} + 1t_{CK}$ or $ODTL_{on} + 1t_{CK}$. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, POWER-DOWN entry will end t_{RFC} after the REFRESH command rather than when CKE is first registered LOW. POWER-DOWN ENTRY will then become the greater of t_{ANPD} and t_{RFC} – REFRESH command to CKE registered LOW.


ODT assertion during POWER-DOWN ENTRY results in an R_{TT} change as early as the lesser of t_{AONPD} (MIN) and $ODTL_{on} \times t_{CK} + t_{AON}$ (MIN) or as late as the greater of t_{AONPD} (MAX) and $ODTL_{on} \times t_{CK} + t_{AON}$ (MAX). ODT de-assertion during POWER-DOWN ENTRY may result in an R_{TT} change as early as the lesser of t_{AOFPD} (MIN) and $ODTL_{off} \times t_{CK} + t_{AOF}$ (MIN) or as late as the greater of t_{AOFPD} (MAX) and $ODTL_{off} \times t_{CK} + t_{AOF}$ (MAX). Table 75 summarizes these parameters.

If the AL has a large value, the uncertainty of the state of R_{TT} becomes quite large. This is because $ODTL_{on}$ and $ODTL_{off}$ are derived from the WL and WL is equal to $CWL + AL$. Figure 110 shows three different cases;

- ODT_A: Synchronous behavior before t_{ANPD}
- ODT_B: ODT state changes during the transition period with t_{AONPD} (MIN) less than $ODTL_{on} \times t_{CK} + t_{AON}$ (MIN) and t_{AONPD} (MAX) greater than $ODTL_{on} \times t_{CK} + t_{AON}$ (MAX)
- ODT_C: ODT state changes after the transition period with asynchronous behavior

TABLE 76: ODT PARAMETERS FOR POWER-DOWN (DLL OFF) ENTRY AND EXIT TRANSITION PERIOD

Description	MIN	MAX
POWER-DOWN entry transition period (POWER-DOWN entry)	Greater of: t_{ANPD} or t_{RFC} - REFRESH to CKE LOW	
POWER-DOWN entry transition (POWER-DOWN exit)	$t_{ANPD} + t_{XPDLL}$	
ODT to R_{TT} TURN-ON delay ($ODTL_{on} = WL - 2$)	Lesser of: t_{AONPD} (MIN) [2ns] or $ODTL_{on} \times t_{CK} + t_{AON}$ (MIN)	Greater of: t_{AONPD} (MAX) [8.5ns] or $ODTL_{off} \times t_{CK} + t_{AON}$ (MAX)
ODT to R_{TT} TURN-OFF delay ($ODTL_{off} = WL - 2$)	Lesser of: t_{AOFPD} (MIN) [2ns] or $ODTL_{off} \times t_{CK} + t_{AOF}$ (MIN)	Greater of: t_{AOFPD} (MIN) [8.5ns] or $ODTL_{off} \times t_{CK} + t_{AOF}$ (MAX)
t_{ANPD}	$WL - 1$ (Greater of $ODTL_{off} + 1$ or $ODTL_{on} + 1$)	


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 110 - SYNCHRONOUS TO ASYNCHRONOUS TRANSITION DURING PRECHARGE POWER-DOWN (DLL OFF) ENTRY

ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN EXIT)

ODT may exhibit either asynchronous or synchronous behavior during POWER-DOWN EXIT (PDX). This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by setting MR0[12] to "0". POWER-DOWN exit begins t_{ANPD} prior to CKE first being registered HIGH and it ends t_{XPDLL} after CKE is first registered HIGH. t_{ANPD} is equal to the greater of ODTL off + t_{CK} or ODTL on + t_{CK} . The transition period is t_{ANPD} plus t_{XPDLL} .

ODT assertion during POWER-DOWN exit results in an RTT change as early as the lesser of t_{AONPD} (MIN) and ODTL on x t_{CK} + t_{AON} (MIN) or as late as the greater of t_{AONPD} (MAX) and ODTL on x t_{CK} + t_{AON} (MAX). ODT de-assertion during POWER-DOWN EXIT may result in an RTT change as early as the lesser of t_{AOFDP} (MIN) and ODTL off x t_{CK} + t_{AOF} (MIN) or as late as the greater of t_{AOFDP} (MAX) and ODTL off x t_{CK} + t_{AOF} (MAX). Table 75 summarizes these parameters.

If the AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTL on and ODTL off are derived from the WL, and the WL is equal to CWL + AL. Figure 111 shows three different cases.

- ODT C: Asynchronous behavior before t_{ANPD}
- ODT B: ODT state changes during the transition period with t_{AOFDP} (MIN) less than ODTL off x t_{CK} + t_{AOF} (MIN) and ODTL off x t_{CK} + t_{AOF} (MAX) greater than t_{AOFDP} (MAX)
- ODT A: ODT state changes after the transition period with synchronous response


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
FIGURE 111 - ASYNCHRONOUS TO SYNCHRONOUS TRANSITION DURING PRECHARGE POWER-DOWN (DLL OFF) EXIT


Notes: 1. CL = 6; AL = CL - 1; CWL = 5; ODTL off = WL - 2 = 8.


4GByte, DDR3, 512M x 32 Dual Channel Memory Module
ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (SHORT CKE PULSE)

If the time in the PRECHARGE POWER DOWN or IDLE states is very short (short CKE LOW pulses), the POWER-DOWN ENTRY and POWER-DOWN EXIT transition periods will overlap. When overlap occurs, the response of the DRAM's R_{TT} to a change in the ODT state may be synchronous or asynchronous from the start of the POWER-DOWN ENTRY transition period to the end of the POWER-DOWN EXIT transition period even if the ENTRY period ends later than the EXIT period. (see Figure 112).

If the time in the idle state is very short (short CKE HIGH pulse), the POWER-DOWN EXIT and POWER-DOWN ENTRY transition periods overlap. When this overlap occurs, the response of the DRAM's R_{TT} to a change in the ODT state may be synchronous or asynchronous from the start of the POWER-DOWN EXIT transition period to the end of the POWER-DOWN ENTRY transition period (see Figure 113).

FIGURE 112 - TRANSITION PERIOD FOR SHORT CKE LOW CYCLES WITH ENTRY AND EXIT PERIOD OVERLAPPING


Notes: 1. AL = 0, WL = 5, $t_{ANPD} = 4$.

FIGURE 113 - TRANSITION PERIOD FOR SHORT CKE HIGH CYCLES WITH ENTRY AND EXIT PERIOD OVERLAPPING


Notes: 1. AL = 0, WL = 5, $t_{ANPD} = 4$.

4GByte, DDR3, 512M x 32 Dual Channel Memory Module

REVISION HISTORY			
Revision	By	Issue Date	Description Of Change
A	BV	9.27.2015	INITIATE
B	BV	2.7.2016	Correct Package Dimension Drawing, Pin Out List, Font Issues
C	DO	1.6.2017	Correct Package Name and Ball Pitch on Pg 1
D	DO	1.24.2017	Corrected Ball pitch description on Pg 1
E	DO	3.6.2017	Additional Corrections to package and ball size on Pg1 and Pg 17

STACKED Technologies Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. STACKED Technologies does not assume any liability arising out of the application or use of any product or circuit described herein. In no event shall any liability exceed the product purchase price. STACKED Technologies believes the information contained herein is accurate, however it is not liable for inadvertent errors. Information subject to change without notice. STACKED Technologies assumes no liability for use of its products in mission critical or life support applications. Products of STACKED Technologies are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with STACKED Technologies. Furthermore, STACKED Technologies does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user.