

#### **FEATURES**

- ☐ Configuration: 32Meg x 32 x 8 banks
- ☐ HiMOD: Highly Integrated Module
  - VDD=VDDQ=1.35V
  - Backward compatable to 1.5V applications
  - Center-terminated I/O
  - JEDEC standard ball pinout
  - 11mm x 14mm x 1.5mm Package w/ 136balls
  - · Matrix ball pitch: 0.8mm
- Space saving footprint
- ☐ Thermally enhanced, Impedance matched, integrated packaging
- ☐ Differential, bi-directional data strobe
- 8n-bit prefetch architecture
- 8 internal banks (per word, 4 words integrated in package)
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals.

- □ Programmable CAS (READ) latency (CL): 9, 11 and 13
- □ CAS (WRITE) latency (CWL): 9, 11, and 13
- ☐ Fixed burst length (BL) of 8 and burst chop (BC) of 4
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self/Auto Refresh modes
- ☐ Temperature Compensated Refresh
- Operating Temperature Range (ambient temp=TA)
  - Industrial: -40°C to 85°C supporting Self & Auto Refresh
  - Extended: -40°C to 105°C; manual Refresh only
  - Mil-Temp: -55°C to 125°C; manual Refresh only
- □ CORE clocking frequencies: 667, 800, 933 MHz
- Data Transfer Rates: 1333, 1600, 1866 Mbps
- Write leveling
- Output Driver Calibration

#### **Benefits**

- Board area savings with surface mount friendly pitch (0.8mm)
- Reduced interconnect routing
- Reduced trace lengths due to the highly integrated, impedance matched packaging
- □ Thermally enhanced packaging technology allow silicon integration without performance degradation due to power dissipation (heat)
- High TCE organic laminate interposer for improved glass stability over a wide operating temperature
- Suitability of use in High Reliability applications requiring Mil-temp, nonhermetic device operation

\*Note: This product and/or its specifications are subject to change without notice. Latest document should be retrieved from STACKED prior to your design consideration.

#### **iMOD Part Information**

ORDER NUMBER	SPEED GRADE	PKG FOOTPRIN	т I/O	Рітсн	Ркс
ST9D3256M32SBG1x107	DDR3-1866				
ST9D3256M32SBG1x125	DDR3-1600	11mm x 14mm	136	0.80mm	BG1
ST9D3256M32SBG1x15	DDR3-1333	7			

ST9D3512M32SBG1 Prefered for New Designs





Highly integrated module products



#### **FEATURES**




TABLE 1: Addressing						
Parameter	256 Meg x 32					
Configuration ST9D3256M32SBG1	32M x 32 x 8 banks					
Refresh Count	8K					
ROW Addressing ST9D3256M32SBG1	32K (A[14:0])					
Bank Addressing	8 (BA[2:0])					
Column Addressing	1K (A[9:0])					



# **List of Figures**

Figure 1:	DDR3 Part Numbers	2
Figure 2:	Simplified State Diagram	8
Figure 3:	ST9D3256M32SBG1 Functional Block Diagram	10
Figure 4:	ST9D3256M32sBG1 Pinout Top View	11
Figure 5:	Mechanical Drawing	15
Figure 6:	Input Signal	31
Figure 7:	Overshoot Specifications	
Figure 8:	Undershoot Specifications	32
	V <sub>IX</sub> for Differential Signals	34
Figure 10:	Single-Ended Requirements for Differential Signals	34
	Definition of Differential AC-Swing and <sup>t</sup> DVAC	
	Nominal Slew Rate Definition for Single-Ended Input-Signals	
	Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	
-	ODT Levels and I-V Characteristics	
	ODT Timing Reference Load	
	<sup>t</sup> AON and <sup>t</sup> AOF Definitions	
	<sup>t</sup> AONPD and <sup>t</sup> AOFPD Definition	
	<sup>t</sup> ADC Definition	
•	Output Driver	
•	DQ Output Signal	
Figure 21:	Differential Output Signal	50
	Reference Output Load for AC Timing and Output Slew Rate	
	Nominal Slew Rate Definition for Single-Ended Output Signals	
	Nominal Differential Output Slew Rate Definition for DQS, DQS#	
	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> IS (Command and Address - Clock)	
Figure 26:	Nominal Slew Rate for <sup>t</sup> IH (Command and Address - Clock)	65
Figure 27:	Tangent Line for <sup>t</sup> IS (Command and Address - Clock)	66
Figure 28:	Tangent Line for tH (Command and Address - Clock)	67
	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> DS (DQ - Strobe)	
Figure 30:	Nominal Slew Rate for <sup>t</sup> DH (DQ - Strobe)	71
Figure 31:	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> DS (DQ - Strobe)	72
Figure 32:	Nominal Slew Rate for <sup>t</sup> DH (DQ-Strobe)	73
Figure 33:	Refresh Mode	77
	DLL Enable Mode to DLL Disable Mode	
Figure 35:	DLL Disable Mode to DLL Enable Mode	80
Figure 36:	DLL Disable <sup>t</sup> DQSCK Timing	81
Figure 37:	Change Frequency During Precharge Power-Down	82
Figure 38:	Write Leveling Concept	83
Figure 39:	Write Leveling Sequence	85
Figure 40:	Exit Write Leveling	86
-	Initialization Sequence	
	MRS-to-MRS Command timing	
	MRS-to-nonMRS Command Timing (IMOD)	
	Mode Register 0 (MR0) Definitions	
	READ Latency	
Figure 46:	Mode Register 1 (MR1) Definition	94





Figure 47:	READ Latency (AL=5, CL=6)	96
Figure 48:	Mode Register 2 (MR2) Definition	97
Figure 49:	CAS Write Latency	98
	Mode Register 3 (MR3) Definition	
	Multipurpose Register (MPR) Block Diagram	
	MPR System Read Calibration with BL8 - Fixed Burst Order Single Readout	
	MPR System Read Calibration with BL8 - Fixed Burst Order, Back-to-Back Readout	
Figure 54:	MPR System Read Calibration with BC4 - Lower Nibble, then Upper Nibble	105
Figure 55:	MPR System Read Calibration with BC4 - Upper Nibble, then Lower Nibble	106
	ZQ Calibration Timing (ZQCL and ZQCS)	
	Example - Meeting tRRD (MIN) and tRCD (MIN)	
	Example - <sup>t</sup> FAW	
	READ Latency	
	Consecutive READ Bursts (BL8)	
Figure 61:	Consecutive READ Bursts (BC4)	112
Figure 62:	Nonconsecutive READ Bursts	113
Figure 63:	READ (BL8) to WRITE (BL8)	114
Figure 64:	READ (BC4) to WRITE (BC4) OTF	115
Figure 65:	READ to PRECHARGE (BL8)	116
Figure 66:	READ to PRECHARGE (BC4)	117
	READ to PRECHARGE (AL=5, CL=6)	
Figure 68:	READ with Auto Precharge (AL=4, CL=6)	119
	Data Output Timing - DQSQ and Data Valid Window	
	Data Strobe Timing - READs	
	Method for Calculating tLZ and tHZ	
Figure 72:	tRPRE Timing	125
Figure 73:	tRPST Timing	125
Figure 74:	tWPRE Timing	126
Figure 75:	tWPST Timing	126
Figure 76:	Write Burst	128
Figure 77:	Consecutive WRITE (BL8) to WRITE (BL8)	129
	Consecutive WRITE (BC4) to WRITE (BC4) via MRS or OTF	
0	Nonconsecutive WRITE to WRITE	
	WRITE (BL8) to READ (BL8)	
	WRITE to READ (BC4 Mode Register Setting)	
	WRITE (BC4 OTF) to READ (BC4 OTF)	
	WRITE (BL8) to PRECHARGE	
	WRITE (BC4 Mode Register Setting) to PRECHARGE	
	WRITE (BC4 OTF) to PRECHARGE	
	Data Input Timing	
	Self Refresh Entry/Exit Timing	
	Active Power-Down Entry and Exit	
	Precharge Power-Down (Fast-Exit Mode) Entry and Exit	
	Precharge Power-Down (Slow-Exit Mode) Entry and Exit	
	Power-Down Entry After READ or READ with Auto Precharge (RDAP)	
Figure 92:	Power-Down Entry After WRITE	141
	Power-Down Entry After WRITE with Auto Precharge (WRAP)	
	REFRESH to Power-Down Entry	
	ACTIVATE to Power-Down Entry	
Figure 96:	PRECHARGE to Power-Down Entry	143





igure 97: MRS Command to Power-Down Entry	143
igure 98: Power-Down Exit to Refresh to Power-Down Entry	144
igure 99: RESET Sequence	145
igure 100: On-Die Termination	146
igure 101: Dynamic ODT - ODT Asserted Before and After the WRITE, BC4	149
igure 102: Dynamic ODT - Without WRITE Command	149
igure 103: Dynamic ODT - ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	150
igure 104: Dynamic ODT - ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	150
igure 105: Dynamic ODT - ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	151
igure 106: Synchronous ODT	152
igure 107: Synchronous ODT (BC4)	153
igure 108: ODT During READs	153
igure 109: Asynchronous ODT Timing with Fast ODT Transition	154
igure 110: Synchronous to Asynchronous Transition during Precharge Power-Down (DLL Off) Entry	156
igure 111: Asynchronous to Synchronous Transition during Precharge Power-Down (DLL Off) Exit	157
igure 112: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	158
igure 113: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	158



# **List of Tables**

Table 1: /	Addressing	2
Table 2:	ST9D3256M32SBG1 Ball/Signal Location and Description	9
Table 3: /	Absolute Maximum Ratings	16
	Input/Output Capacitance	
Table 5:	Timing Parameters for IDD Measurements - Clock Units	17
Table 6: I	I <sub>DD0</sub> Measurement Loop	18
	I <sub>DD1</sub> Measurement Loop	
Table 8: I	In Measurement Conditions for Power-Down Currents	20
	I <sub>DD2N</sub> /I <sub>DD3N</sub> Measurement Loop	
	I <sub>DD2NT</sub> Measurement Loop	
Table 11:	I <sub>DD4R</sub> Measurement Loop	23
Table 12:	I <sub>DD4W</sub> Measurement Loop	24
Table 13:	I <sub>DD5B</sub> Measurement Loop	25
Table 14:	I <sub>DD</sub> Measurement Loop	26
Table 15:	I <sub>DD7</sub> Measurement Loop	27
	I <sub>DD</sub> Maximum Limits	
Table 17:	DC Electrical Characteristics and Operating Conditions	29
Table 18:	DC Electrical Characteristics and Input Conditions	29
Table 19:	Input Switching Conditions	30
Table 20:	Control and Address Pins	32
Table 21:	Clock, Data, Strobe, and Mask Pins	32
Table 22:	Differential Input Operating Conditions (CKx, CKx DQSx, and DQSx\)	33
	Differential Input Operating conditions ('DVAC) for CKx, CKx DQSx, and DQSx\)	
	Single-Ended Input Slew Rate	
	Differential Input Slew Rate Definition	
	On-Die Termination DC Electrical Characteristics	
	R <sub>™</sub> Effective Impedances	
	ODT Sensitivity Definition	
	ODT Temperature & Voltage Sensitivity	
Table 30:	ODT Timing Definitions	42
	Reference Settings for ODT Timing Measurements	
	34Ω Driver Impedance Characteristics	
	34Ω Driver Pull-Up and Pull-Down Impedance Calculations	
	$34\Omega$ Driver I <sub>OH</sub> /I <sub>OL</sub> Characteristics - V <sub>DD</sub> = V <sub>DDQ</sub> = 1.35V	
	$34\Omega$ Driver I <sub>OH</sub> /I <sub>OL</sub> Characteristics - V <sub>DD</sub> = V <sub>DDQ</sub> = 1.4175V	
	$34\Omega$ Driver I <sub>OH</sub> /I <sub>OL</sub> Characteristics - V <sub>DD</sub> = V <sub>DDQ</sub> = 1.2825V	
	34Ω Output Driver Sensitivity Definition	46
Table 38:	34Ω Output Driver Voltage and Temperature Sensitivity	46
	40Ω Driver Impedance Characteristics	
	40Ω Output Driver Sensitivity Definition	
	40Ω Output Driver Voltage and Temperature Sensitivity	
	Single-Ended Output Driver Characteristics	
	Differential Output Driver Characteristics	
Table 44:	Single-Ended Output Slew Rate	51
	Differential Output Slew Rate Definition	
Table 46:	Speed Bins	
rable 4/:	Electrical Characteristics and AC Operating Conditions	54






Table 48:	Command and Address Setup and Hold Values Referenced at 1V/ns - AC/DC Based	62
Table 49:	Derating Values for tIS/tIH - AC175/DC100-Based	62
Table 50:	Derating Values for tIS/tIH - AC150/DC100-Based	63
Table 51:	Minimum Required Time <sup>t</sup> VAC above V <sub>IH(AC)</sub> for a Valid Transition	63
Table 52:	Data Setup and Hold Values at 1V/ns (DQSx, DQSx\ at 2V/ns) - AC/DC Based	68
	Derating Value for tDS/tDH - AC175/DC100 - Based	68
Table 54:	Derating Value for tDS/tDH - AC150/DC100 - Based	69
Table 55:	Required Time <sup>t</sup> VAC above V <sub>IH(AC)</sub> (Below V <sub>IL[AC]</sub> ) for a Valid Transition	69
Table 56:	Truth Table - Command	74
	Truth Table - CKE	75
Table 58:	Read Command Summary	76
	Write Command Summary	76
	Burst Order	92
Table 61:	Burst Order	101
Table 62:	Burst Order	102
	SELF REFRESH Temperature and AUTO SELF REFRESH Description	137
	SELF REFRESH Mode Summary	137
	COMMAND to POWER-DOWN Entry Parameters	138
Table 66:	POWER-DOWN Modes	138
Table 67:	POWER-DOWN Modes	146
	ODT Parameter	147
	DYNAMIC ODT Specific Parameters	148
	MODE REGISTERS for R <sub>TT_NOM</sub>	148
Table 71:	MODE REGISTERS for R <sub>TT_WR</sub>	148
Table 72:	TIMING DIAGRAMS for DYNAMC ODT	148
	SYNCHRONOUS ODT Parameters	152
	ASYNCHRONOUS ODT Timing Parameters for all Speed Bins	154
Table 75:	ODT Parameters for POWER-DOWN (DLL Off) Entry and Exit Transition Period	155



#### **STATE DIAGRAM**





#### **FUNCTIONAL DESCRIPTION**

This module uses DDR3 SDRAM double data rate architecture to achieve high speed operation. The double data rate (DDR) architecture is an 8n prefetch with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE access for the DRAMs consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal memory core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pin.

The differential strobes (DQSx, DQSx\) are transmitted externally, along with data, for use in data capture at the input receivers. DQS is centeraligned with data for WRITEs. The READ data is transmitted by the module is edge-aligned to the data strobes.

The modules operates from a differential clock (CKx, CKx\). The crossing of CK going HIGH and CK\ going LOW is referred to as the positive edge of Clock (CK). Control, Command, and Address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

READ and WRITE accesses to the module are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and the starting column location for the burst access.

The module DRAM devices use READ and WRITE burst length of 8 (BL8) and burst chop of 4 (BC4). An AUTO PRECHARGE function may be enabled to provide a self-timed ROW PRECHARGE that is initiated at the end of the burst access.

As with standard DDR devices, the pipelined, multi-bank architecture allows for concurrent operation, thereby providing high bandwidth by hiding ROW PRECHARGE and ACTIVATION time.

A SELF REFRESH mode is provided for all temperature grade offerings along with AUTO SELF REFRESH for Industrial product, as well as, power-saving, POWER-DOWN mode.

#### INDUSTRIAL TEMPERATURE

The industrial temperature (I) device requires the ambient temperature not exceed -40°C or +85°C. JEDEC specifications require the REFRESH rate to double when TA exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the TA is <0°C or >+85°C.


#### **EXTENDED TEMPERATURE**

The Extended temperature (E) device requires the ambient temperature not exceed -40°C or +105°C. JEDEC specifications require the refresh rate to double when TA exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the TA is <0°C or >85°C.

#### MILITARY, EXTREME OPERATING TEMPERA-

The Mil-Temp (M) device requires the ambient temperature not exceed -55°C or +125°C. JEDEC requires the REFRESH rate double when TA exceeds +85°C and STACKED recommends an additional derating as specified in this document as to properly maintain the DRAM core cell charges at temperatures above TA>105°C.








#### **BALL/SIGNAL LOCATION (PBGA)**

#### FIGURE 4 - ST9D3256M32SBG1 PINOUT TOP VIEW





Symbol	Type	Description
A0, A1, A2,	Input	Address Inputs: Provide the ROW address for ACTIVATE commands, and the column address
A3, A4, A5,		and auto precharge bit (A10) for READY/WRITE commands, to select one location out of the
A6, A7, A8,		memory array in the respective bank. A <sub>10</sub> sampled during a PRECHARGE command determines
A9, A10/AP,		whether the PRECHARGE applies to one bank (A <sub>10</sub> LOW), bank selected by BA[2:0] or all banks
A11, A12/		(A <sub>10</sub> HIGH). The address inputs also provide the op-code during a LOAD MODE command.
BC#, A13,		Address inputs are referenced to VrefCA. A12/BC#: when enabled in the mode register (MR), A12
<b>A</b> 14		is sampled during READ and WRITE commands to determine whether burst chop, LOW = BC4
		burst chop).
BAo, BA1,	Input	Bank Address Inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRE-
BA <sub>2</sub>		CHARGE command is being applied. BA[2:0] define which mode register (MRo, MR1, MR2, or
		MR <sub>3</sub> ) is loaded during the LOAD MODE command. BA[2:0] are referenced to VrefCA.
CK, CK\	Input	Clock: CKx and CKx\ are differential clock inputs, one differential pair per WORD, four WORDs
		contained in the L9D3xxG64 product. All control and address input signals are sampled on the
		crossing of the positive edge of CKx and the negative edge of CKx\. Output data strobes (UDQSx
		UDQSx\ and LDQSx/LDQSx\) is referenced to the crossing of CKx and CKx\.
CKE	Input	Clock Enable: CKE enables and disables internal circuitry and clocks on the SDRAM. The
		specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and
		operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH
		operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous
		for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh
		exit. Input buffers (excluding CKx, CKx CKE, RESET#, and ODT) are disabled during SELF
		REFRESH. CKE is referenced to VrefCA.
CS/	Input	Chip Select: CS\ enables (registered LOW) and disables the command decoder. All commands
		are masked when CS\ is registered HIGH. CS\ provides for external rank selection on systems wi
		multiple ranks. CS\ is considered part of the command code. CS\ is referenced to VrefCA.
DM0, DM1,	Input	Input Data Mask: LDMx is the Lower-byte of a WORD, UDMx is the Upperbyte of a WORD, the
DM2, DM3		L9D3xxG64 contains four WORDS. The data mask input, masks WRITE data. Lower byte data
		masked when LDMx is sampled HIGH, upper byte data masked when UDMx is sampled HIGH.
		The UDMx and LDMx pins are structured as inputs only, the pins electrical loading is designed to
		match that of the DQ and LDQSx UDQSx and UDQSx\ pins.
RAS\	Input	ROW Address Strobe/Select: Defines the command being entered along CAS WE and CS\.
		This input pin is referenced to VrefCA.
CAS\	Input	COLUMN Address Strobe/Select: Defines the command being entered along with RAS WE
		and CS\. This input pin is referenced to VrefCA.
WE\	Input	WRITE Enable Input: Defines the command being entered along with CAS RAS, and CS\. The
	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10/AP, A11, A12 / BC#, A13, A14  BA0, BA1, BA2  CK, CK\  CKE  CS\  DM0, DM1, DM2, DM3	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10/AP, A11, A12 / BC#, A13, A14  BA0, BA1, Input BA2  CK, CK\ Input  CS\ Input  DM0, DM1, Input  DM2, DM3  RAS\ Input  Input



Ball Assignments	Symbol	Type	Description
H3	ODT	Input	On-Die Termination: ODT enables (when registered HIGH) and disables termination resis-
			tance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied
			to each of the following signals: DQ[63:0], LDQXx UDQSx UDMx, and LDMx. The ODT
			input is ignored if disabled via the LOAD MODE register command. ODT is referenced to
			VrefCA.
H1	RESET\	Input	RESET: An input control pin, active LOW referenced to Vss. The RESET\ input receiver is
			a CMOS input defined as a rail to rail signal with DC HIGH ≥ 0.8 x V <sub>DD</sub> and DC LOW ≤ 0.2 x
			VDDQ. RESET\ assertion and de-assertion are asynchronous.
D3, D4	DQS0, DQS0#	Input	Data Strobe, LOW Byte (per WORD): Output, edge-aligned with READ data. Input, center-
-,	·		aligned with WRITE data.
D10, D9	DQS1, DQS1#	Input	Data Strobe, HIGH Byte (per WORD): Output, edge-aligned with READ data. Input, center-
			aligned with WRITE data.
B2, A4, C2, B4, E2, E4,	DQ0, DQ1,	I/O	Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
F2, F4	DQ2, DQ3,		
	DQ4, DQ5,		
	DQ6, DQ7		
B11, A9, C11, B9, E11,	DQ8, DQ9,	I/O	Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
E9, F11, F9	DQ10, DQ11,		
	DQ12, DQ13,		
	DQ14, DQ15		
M11, M9, N11, N9, R11,	DQ16, DQ17,	I/O	Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.
T9, T11, U9	DQ18, DQ19,		
	DQ20, DQ21,		
	DQ22, DQ23		
M2, M4, N2, N4, R2, T4,	DQ24, DQ25,	I/O	Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.
T2, U4	DQ26, DQ27,		
	DQ28, DQ29,		
	DQ30, DQ31		
J12	VrefCA	Supply	Voltage Reference CORE: VrefCA must be maintained at all times
J1	VrefDQ	Supply	Voltage Reference I/O: VrefDQ must be maintained at all times.



TABLE 2 - ST9D3	256M32	SBG1	BALL/SIGNAL LOCATION AND DESCRIPTION CONTIN-
Ball Assignments	Symbol	Type	Description
A1, A12, G1, G12, L1,	<b>V</b> DD	Supply	Power Supply
L12, U1, U12			
B1, B12, C1, C12, D2,			
D11, E3, E10, F3, F10,			
M3, M10, N3, N10, P2,			
P11, R1, R12, T1, T12	V <sub>DD</sub> Q	Supply	Data I/O Supply
A2, A3, A10, A11, B3,			
C3, C10, D1, D12, E1,			
E12, F1, F12, J2, J11,			
M1, M12, N1, N12, P1,			
P12, R3, R10, T3, T10,	Vss	Supply	Ground
U2, U3, U10, U11	¥ 35	ouppi,	Ciouna
G2, H12, J3, J10	NC		No Connect








TABLE 3: ABSOLUTE	Maximum Ratings				
Symbol	Parameter	MIN	MAX	UNITS	NOTES
V <sub>DD</sub>	V <sub>DD</sub> Supply Voltage relative to V <sub>SS</sub>	-0.4	1.975	V	1
VddQ	V <sub>DD</sub> Supply Voltage relative to V <sub>ss</sub> Q	-0.4	1.975	V	1
VIN, VOUT	Voltage on any pin relative to Vss	-0.4	1.975	V	1
lı .	Input leakage current	-4	4	μA	
Ivref	VREF supply leakage current	-2	2	μA	2
Talndustrial	Operating Ambient Temperature	-40	85	°C	3,4
TAExtended	Operating Ambient Temperature	-40	105	°C	3,4
TaMiltemp	Operating Ambient Temperature	-55	125	°C	3,4
Tstg	Storage Temperature	-55	150	°C	3,4
Tc	Case Temperature		150	°C	

#### NOTES:

- 1. V<sub>DD</sub> and V<sub>DD</sub>Q must be within 300mV of each other at all times and V<sub>REF</sub> must not be greater than 0.6 x V<sub>DD</sub>Q. When V<sub>DD</sub> and V<sub>DD</sub>Q are less than 500MV, V<sub>REF</sub> may be ≤300mV.
- 2. The minimum limit requirement is for testing purposes.
- 3. Max operating ambient temperature. TA is measured in the center of the package.
- 4. Device Functionality is not guaranteed if the DRAM device exceeds the Maximum Ta during operation.

Table 4: Input/Output Capacitance								
Capacitance Parameter	Symbol		MIN	MAX	UNITS	NOTES		
CK and CK\	Сск		1.6	2.8	pF			
Single-end I/O: DQ, DM	Cio		1.4	2.3	pF	2		
Differential I/O: DQS, DQS\	CDDQS		1.4	2.3	pF	3		
Inputs (RAS CAS WE CS CKE, RESET ADDR, /BA0-2)	CI_Shared		1.5	2.6	pF	5		

#### NOTES:

- 1. V<sub>DD</sub> = +1.35V -0.0675mV/+0.1V, V<sub>DDQ</sub> = V<sub>DD</sub>, V<sub>REF</sub> = V<sub>SS</sub>, f= 100MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> (DC) = 0.5 x V<sub>DDQ</sub>, V<sub>OUT</sub> (peak to peak) = 0.1V
- 2. DQS and DQS# are grouped with I/O pins, reflecting the signal is grouped with DQ and therefore matched in loading.
- 3. Cccqs is for DQS vs. DQS\
- 4. CDIO = CIO (DQ) 0.5 x (CIO [DQS] + CIO [DQS\])
- 5. Excludes CK, CK\
- 6. CDI\_CNTL = CI(CNTL) 0.5 x (CCK[CK] + CCK [CK\]); CNTL = ODT, CS\ and CKE
- 7. CDI\_CMD\_ADDR = CI (CMD\_ADDR) 0.5 x (CCK [CK] + CCK [CK\]); CMD = RAS\, CAS\, and WE\ADDR = [n:0]





TABLE 5:	TIMING F	PARAMETERS FOR IDD	MEASUREMENTS - C	LOCK UNITS	
		DDR3-1333 -15	DDR3-1600 -12	DDR3-1866 -11	
IDD Parame	eter	9-9-9	11-11-11	13-13-13	UNITS
<sup>t</sup> CK (MIN) IDD		1.5	1.25	1.071	ns
CL IDD		10	11	13	СК
<sup>t</sup> RCD (MIN) IDD		10	11	13	СК
tRC (MIN) IDD		34	39	45	СК
<sup>t</sup> RAS (MIN) IDD		24	28	32	СК
<sup>t</sup> RP (MIN) IDD		10	11	13	СК
<sup>t</sup> FAW	x64	30	32	33	СК
<sup>t</sup> RRD IDD	x64	5	6	6	СК
<sup>t</sup> RFC		174	208	243	СК



#### TABLE 6: IDD0 MEASUREMENT LOOP

							П												Π	Π			П
Data	-	-	-		-				-	-	-	-	-		-								
A [2:0]	0	0	0	0	0		0		0	0	0	0	0		0								
A [6:3]	0	0	0	0	0		0		Ь	Ь	д	Ь	Ь	pepeeu	Н	þé							
A [9:7]	0	0	0	0	0	pepe	0	papa	0	0	0	0	0	, truncate if needed	0	te if neede							
A [10]	0	0	0	0	0	ncate if ne	0	- 1, truncate if needed	0	0	0	0	0		0	- 1, trunca	= 1	= 2	= 3	= 4	= 5	9 =	= 7
A [15:11]	0	0	0	0	0	Repeat cycles 1 through 4 until nRAS - 1, truncate if needed	0	tC - 1, trur	0	0	0	0	0	Repeat cycles nRC +1 through nRC +4 until nRC - 1 + nRAS - 1	0	Repeat cycles $n$ RC +1 through $n$ RC +4 until 2 x RC - 1, truncate if needed	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA $[2:0] = 3$	Repeat sub-loop 0, use BA [2:0] = 4	BA [2:0] :	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] =
BA [2:0]	0	0	0	0	0	4 until nR	0	1 through 4 until nRC	0	0	0	0	0	+4 until n	0	n RC +4 un	loop 0, use	loop 0, use	loop 0, use	loop 0, use	Repeat sub-loop 0, use BA [2:0]	loop 0, use	oop 0, use
ODT	0	0	0	0	0	1 through	0	1 through	0	0	0	0	0	ugh n RC	0	1 through	peat sub-l	peat sub-l	peat sub-l	peat sub-l	peat sub-l	peat sub-l	peat sub-l
WE\	1	0	0	1	l	eat cycles	0	Repeat cycles	1	0	0	l	1	RC +1 thro	0	es nRC+	Re	Re	R	Re	Re	Re	Re
CASI	1	0	0	1	1	Repe	1	Rep	1	0	0	1	1	t cycles n	1	epeat cycl							
RAS\	0	0	0	1	1		0		0	0	0	1	1	Repea	0	R							
CSI	0	1	1	-	1		0		0	1	1	1	1		0								
Command	ACT	D	D	Ó	Ó		PRE		ACT	D	Q	Ó	Ó		PRE								
Cycle Number	0	1	2	3	4	-	n RAS		nRC	n RC + 1	nRC + 2	nRC + 3	<i>n</i> RC + 4		n RC + n RAS		2 x nRC	4 x n RC	6 x n RC	8 x n RC	10 × nRC	12 x n RC	14 × n RC
Sub-Loop								c	>								1	2	3	4	2	9	7
CKE										Sta	atio	c F	IIC	Н									
CK, CK\										T	οç	ggl	inç	)									



#### TABLE 7: IDD1 MEASUREMENT LOOP

Data							00000000										00110011										
A [2:0]	0	0	0	0	0		0		0		0	0	0	0	0		0		0								
A [6:3]	0	0	0	0	0		0		0		ш	ш	Ь	Э	Ь	, truncate if needed	ш	if needed	Э	pepee							
A [9:7]	0	0	0	0	0	if needed	0	needed	0	pepee	0	0	0	0	0	1, truncate	0	1, truncate	0	uncate if n							
A [10]	0	0	0	0	0	truncate if	0	truncate if	0	fruncate if needed	0	0	0	0	0	+ nRCD - '	0	+ nRAS - 1,	0	nRC - 1, trı	]=1	] = 2	]=3	] = 4	] = 5	] = 6	] = 7
A [15:11]	0	0	0	0	0	nRCD - 1, 1	0	Repeat cycles 1 through 4 until nRAS - 1, truncate if needed	0		0	0	0	0	0	4 until nRC	0	Repeat cycles nRC + 1 through nRC + 4 until nRC + nRAS	0	Repeat cycle nRC + 1 through nRC + 4 until 2 x nRC - 1, truncate if needed	Repeat sub-loop 0, use BA [2:0]	se BA [2:0]	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0, use BA [2:0]			
BA [2:0]	0	0	0	0	0	until	0	ıgh 4 until ı	0	Repeat cycles 1 through 4 until nRC - 1,	0	0	0	0	0	1 through nRC + 4	0	h nRC + 4	0	gh nRC + .	o-loop 0, u	o-loop 0, u	o-loop 0, u	o-loop 0, u	Repeat sub-loop 0, use	o-loop 0, u	o-loop 0, u
ODT	0	0	0	0	0	les 1 through 4	0	les 1 throu	0	des 1 throu	0	0	0	0	0	+ 1 throug	0	+ 1 throug	0	; + 1 throu	Repeat suk	Repeat sub	Repeat sub	Repeat suk	Repeat suk	Repeat suk	Repeat sub
WE\	-	0	0	-	1	Repeat cycles	1	Repeat cyc	0	Repeat cyc	-	0	0	1	1	Repeat cycles nRC	-	des nRC	0	cycle nRC		_					
CASI	-	0	0	-	1	2	0	ıc.	1		-	0	0	1	1	Repeat cy	0	Repeat cy	1	Repeat							
RASI	0	0	0	-	1		1		0		0	0	0	1	1		1		0								
CSI	0	-	-	-	1		0		0		0	-	1	1	-		0		0								
Command	ACT	Ω	Ω	Ώ	Δ		RD		PRE		ACT	Ω	Q	Δ/	Ω		RD		PRE								
Cycle Number	0	-	2	3	4		nRCD		n RAS		nRC	nRC +1	nRC +2	nRC +3	nRC +4		nRC + nRCD		nRC + nRAS		2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC	2 xnRC
Sub-Loop										c	>										1	2	3	4	2	9	7
CKE											S		tic			Н											
CK, CK\												To	ogę	glir	ng												



Name	IDD2P0 Precharge Power- Down Current (Slow Exit)	IDD2P1 Precharge Power- Down Current (Fast Exit)	IDD2Q Precharge Quiet Standby Current	IDD3P Active Power Down Curren
Timing Pattern	n/a	n/a	n/a	n/a
CKE	LOW	LOW	HIGH	LOW
External Clock	Toggling	Toggling	Toggling	Toggling
<sup>t</sup> CK	<sup>t</sup> CK (MIN) IDD	<sup>t</sup> CK (MIN) IDD	<sup>t</sup> CK (MIN) IDD	<sup>t</sup> CK (MIN) IDE
<sup>t</sup> RC	n\a	n\a	n\a	n\a
<sup>†</sup> RAS	n\a	n\a	n\a	n\a
<sup>t</sup> RCD	n\a	n\a	n\a	n\a
<sup>t</sup> RRD	n\a	n\a	n\a	n\a
<sup>t</sup> RC	n\a	n\a	n\a	n\a
CL	n\a	n\a	n\a	n\a
AL	n\a	n\a	n\a	n\a
CSI	HIGH	HIGH	HIGH	HIGH
Command Inputs	LOW	LOW	LOW	LOW
ROW/COLUMN Addr	LOW	LOW	LOW	LOW
Bank Address	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Mid-level	Mid-level	Mid-level	Mid-level
Output Buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT	Enabled, OFF	Enabled, OFF	Enabled, OFF	Enabled, OFF
Burst Length	8	8	8	8
ACTIVE Bank(s)	None	None	None	None
IDLE Bank(s)	All	All	All	All
Special Notes	n\a	n\a	n\a	n\a



#### TABLE 9: IDD2N / IDD3N MEASUREMENT LOOP

	_	г	г	Т	т		г	Т			т
Data											
A [2:0]	0	0	0	0							
A [6:3]	0	0	Ь	Ь							
A [9:7]	0	0	0	0							
A [10]	0	0	0	0	]=1	]=2	]=3	] = 4	] = 2	9=[	] = 2
A [15:11]	0	0	0	0	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]
BA [2:0]	0	0	0	0	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA $[2:0] = 6$	Repeat sub-loop 0, use BA [2:0] = 7
ODT	0	0	0	0	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat suk	Repeat suk
WE\	0	0	1	1	, LL	ш	ш.			ш	ш.
CASI	0	0	1	1							
RAS\	0	0	1	1							
CSI	1	1	1	1							
Command	٥	D	ĺΩ	Ď							
<b>Cycle</b> Number	0	-	2	33	4-7	8-11	12-15	16-19	20-23	24-27	28-31
Sub-Loop		c	>		1	2	က	4	2	9	7
CKE			5	Sta	itic	H	IIG	Н			
CK, CK\				T	og	gli	ng	1			



#### TABLE 10: IDD2NT MEASUREMENT LOOP

Data		-									
A [2:0]	0	0	0	0							
A [6:3]	0	0	Ь	ь							
A [9:7]	0	0	0	0							
A [10]	0	0	0	0	; ODT = 0	2; ODT = 1	3; ODT = 1	i; ODT = 0	5; ODT = 0	); ODT = 1	'; ODT = 1
A [15:11]	0	0	0	0	Repeat sub-loop 0, use BA [2:0] = 1; ODT = $0$	Repeat sub-loop 0, use BA [2:0] = 2; ODT =	Repeat sub-loop 0, use BA [2:0] = 3; ODT =	Repeat sub-loop 0, use BA $[2:0] = 4$ ; ODT = 0	Repeat sub-loop 0, use BA [2:0] = $5$ ; ODT = $0$	Repeat sub-loop 0, use BA [2:0] = 6; ODT =	Repeat sub-loop 0, use BA [2:0] = 7; ODT =
BA [2:0]	0	0	0	0	p 0, use B	np 0, use B	np 0, use B	np 0, use B	p 0, use B	p 0, use B	p 0, use B
ODT	0	0	0	0	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo	eat sub-loo
WE\	0	0	1	1	Repe	Repe	Repe	Repe	Repe	Repe	Repe
CAS\	0	0	1	1							
RAS\	0	0	1	-							
CSI	-	1	-	-							
Command	٥	۵	Ó	Ó							
Cycle Number	0	1	2	3	4-7	8-11	12-15	16-19	20-23	24-27	28-31
Sub-Loop		c	>		1	2	8	4	2	9	7
CKE			5	Sta	atic	: H	IIG	Н			
CK, CK\				T	og	ıgli	ng	I			



#### TABLE 11: IDD4R MEASUREMENT LOOP

Data	00000000	-			00110011										
A [2:0]	0	0	0	0	0	0	0	0							
A [6:3]	0	0	0	0	F	Ь	Ь	Ь							
A [9:7]	0	0	0	0	0	0	0	0							
A [10]	0	0	0	0	0	0	0	0	]=1	]=2	]=3	] = 4	] = 2	9=[	] = 2
A [15:11]	0	0	0	0	0	0	0	0	Repeat sub-loop 0, use BA [2:0] = ′	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 7
BA [2:0]	0	0	0	0	0	0	0	0	o-loop 0, u						
ODT	0	0	0	0	0	0	0	0	Repeat suk						
WE\	1	0	1	l	1	0	1	1	_	_	_			_	4
CASI	0	0	1	l	0	0	1	1							
RAS\	1	0	1	l	1	0	1	1							
CSI	0	- 1	1	1	0	1	1	1							
Command	RD	O	Ó	Δ	RD	Ω	Ó	Δ							
Cycle Number	0	1	2	3	4	2	9	2	8-15	16-23	24-31	32-39	40-47	48-55	26-63
Sub-Loop				c	>				-	2	3	4	2	9	7
CKE					5	Sta	tic	Н	IG	Н					
CK, CK\						T	og	gli	ng	l					



## TABLE 12: IDD4W MEASUREMENT LOOP

	0000				011										
Data	00000000	-	-		00110011	-	-								
A [2:0]	0	0	0	0	0	0	0	0							
A [6:3]	0	0	0	0	Ь	Э	Э	Ь							
A [9:7]	0	0	0	0	0	0	0	0							
A [10]	0	0	0	0	0	0	0	0	1	2	3	4	2	9	7
A [15:11]	0	0	0	0	0	0	0	0	Repeat sub-loop 0, use BA [2:0] = 1	Repeat sub-loop 0, use BA $[2:0] = 2$	Repeat sub-loop 0, use BA $[2:0] = 3$	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 7
BA [2:0]	0	0	0	0	0	0	0	0	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use	loop 0, use
ODT	1	1	1	1	1	1	1	1	Repeat sup-	Repeat sup-	Repeat sup-	Repeat sup-	Repeat sup-	Repeat sup-	Repeat sub-
WE\	0	0	1	1	0	0	1	1		_	_			_	_
CAS\	0	0	1	1	0	0	1	1							
RAS\	1	0	1	1	1	0	1	1							
cs\	0	1	1	1	0	1	1	1							
Command	WR	D	D/	۵/	WR	D	D/	۵/							
Cycle Number	0	1	2	3	4	2	9	7	8-15	16-23	24-31	32-39	40-47	48-55	26-63
											. •	,	7	7	
Sub-Loop				c	>				1	2	3	4	5	9	7
СКЕ						St	ati	c ŀ	110	Н					
ск, ск\							Τοξ	ggl	ing	3					



#### TABLE 13: IDD5B MEASUREMENT LOOP

Data													
A [2:0]													
A [6:3]													
A [9:7]													pepeeu
A [10]						)] = 1	0] = 2	)] = 3	)] = 4	] = 2	)] = <u>6</u>	] = 2	runcate if
A [15:11]						se BA [2:0	se BA [2:0	se BA [2:0)	se BA [2:0	se BA [2:0	se BA [2:0	se BA [2:0	IRFC - 1, t
BA [2:0]						Repeat sub-loop 1a, use BA [2:0] =	Repeat sub-loop 1a, use BA [2:0] = 2	Repeat sub-loop 1a, use BA [2:0] = 3	Repeat sub-loop 1a, use BA [2:0] = 4	Repeat sub-loop 1a, use BA [2:0] = 5	Repeat sub-loop 1a, use BA [2:0] = 6	Repeat sub-loop 1a, use BA [2:0] = 7	Repeat sub-loop 1a through 1h untiRFC - 1, truncate if needed
ODT						Repeat sub	Repeat sub	dns teode	Repeat sub	Repeat sub	Repeat sub	Repeat sub	op 1a thro
WE\							<u> </u>	Ľ	ıĸ	<u> </u>	<u> </u>	Ľ	eat sub-loo
CAS\													Rep
RAS\													
CSI													
Command	REF	۵	۵	ω	Ó								
Cycle Number	0	-	2	3	4	2-8	9-12	13-16	17-20	21-24	25-28	29-32	33-nRFC-1
Sub-Loop	0		,	<u>u</u>		1b	10	1d	1e	11	1g	1h	2
CKE				S	Sta	tic	Н	IG	Н				
CK, CK\					Т	og	gli	ng					



LE 14: IDD MEASUREMENT LO	ОР		
	Industrial Range TA =-40°C to 85°C	Extended or Mil Temperature Range, TA = -40°C to 85°C or -55°C to 125°C	
IDD Test	IDD6: Self Refresh Current	IDD6ET: Self Refresh Current	IDD8: Reset
CKE	LOW	LOW	Mid-level
External Clock	Off, CK and CK\ = LOW	Off, CK and CK\ = LOW	Mid-level
<sup>†</sup> CK	n\a	n\a	n\a
tRC	n\a	n\a	n\a
†RAS	n\a	n\a	n\a
<sup>t</sup> RCD	n\a	n\a	n\a
<sup>t</sup> RRD	n\a	n\a	n\a
tRC	n\a	n\a	n\a
CL	n\a	n\a	n\a
AL	n\a	n\a	n\a
CS\	Mid-level	Mid-level	Mid-level
Command Inputs	Mid-level	Mid-level	Mid-level
ROW/COLMUN addresses	Mid-level	Mid-level	Mid-level
BANK addresses	Mid-level	Mid-level	Mid-level
Data I/O	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Mid-level
ODT	Enabled, Mid-level	Enabled, Mid-level	Mid-level
Burst Length	n\a	n\a	n\a
Active BANKS	n\a	n\a	None
IDLE BANKS	n\a	n\a	All
SRT	Disabled (normal)	Enabled (extended)	n\a
ASR	Disabled	Disabled	n\a



#### TABLE 15: IDD7 MEASUREMENT LOOP

		000				111														111				000												
Data	-	00000000	•		-	00110011	•										•		•	00110011	•		•	00000000	•				•							
A [2:0]	0	0	0		0	0	0	,			0						0		0	0	0		0	0	0				0						0	
A [6:3]	0	0	0		Ь	Ь	Ь				Ь						Ь		Ь	ь	ட		0	0	0				0						0	
A [9:7]	0	0	0		0	0	0				0						0	pepe	0	0	0	.1	0	0	0	RRD - 1			0	if needed					0	pepeeu
A [10]	0	1	0		0	1	0	RD - 1	: 2	= 3	0	if needed	. 4	= 5	9=	: 7	0	W - 1, if ne	0	1	0	+ nRRD -	0	1	0	$4W + 2 \times nRRD$	= 2	= 3	0	7	= 4	= 5	9 =	2 = 7	0	AW - 1, if
A [15:11]	0	0	0	n RRD - 1	0	0	0	Repeat cycle n RRD + 2 until 2 x n RRD	e BA[2:0] =		0	Repeat cycle 4 x nRRD until nFAW - 1,	Repeat sub-loop 0, use BA[2:0] = 4	e BA[2:0] =	e BA[2:0] =	Repeat sub-loop 1, use $BA[2:0] = 7$	0	Repeat cycle <i>n</i> FAW + 4 x <i>n</i> RRD until 2 x <i>n</i> FAW - 1, if needed	0	0	0	+ 2 until 2 x nFAW + nRRD	0	0	0	Repeat cycle 2 x nFAW + nRRD + 2 until 2 x nFAW	Repeat sub-loop 10, use BA[2:0]	Repeat sub-loop 11, use BA[2:0] = 3	0	Repeat cycle 2 x n FAW + 4 x n RRD until 3 x n FAW -		Repeat sub-loop 11, use BA[2:0] = 5	Repeat sub-loop 10, use BA[2:0] = 6	se BA[2:0] :	0	Repeat cycle 3 x nFAW + 4 x nRRD until 4 x n FAW - 1, if needed
BA [2:0]	0	0	0	cycle 2 until n RRD	1	1	1	RRD + 2 u	Repeat sub-loop 0, use BA[2:0]	Repeat sub-loop 0, use BA[2:0]	3	RRD until	-loop 0, us	Repeat sub-loop 1, use BA[2:0]	Repeat sub-loop 0, use BA[2:0]	-loop 1, us	2	k nRRD un	0	0	0	W + 2 until	1	1	-	RRD + 2 u	loop 10, us	loop 11, us	3	1 x n RRD (	Repeat sub-loop 10, use BA[2:0]	loop 11, us	loop 10, us	Repeat sub-loop 11, use BA[2:0]	7	1 x nRRD I
ODT	0	0	0	Repeat c	0	0	0	at cycle n	epeat sub	epeat sub	0	ycle 4 x n	epeat sub	epeat sub	epeat sub	epeat sub	0	FAW + 4 >	0	0	0	$e 2 \times nFAW$	0	0	0	FAW + n	epeat sub-	epeat sub-	0	n FAW + 4	epeat sub-	epeat sub-	epeat sub-	epeat sub-	0	nFAW + 4
WE\	1	1	0		1	1	0	Repe	R	R	0	Repeat	2	2	2	R	0	at cycle n	1	1	0	Repeat cycle	1	1	0	cycle 2 x r	Ŗ	R	0	t cycle 2 x	R	Ä	R	R	0	t cycle 3 x
CAS\	1	0	0		1	0	0				0						0	Repe	1	0	0	2	1	0	0	Repeat			0	Repea					0	Repea
RAS\	0	1	0		0	1	0				0						0		0	1	0		0	1	0				0						0	
csı	0	0	1		0	0	1				1						1		0	0	-		0	0	1				1						1	
Command	ACT	RDA	D		ACT	RDA	D				Q						Q		ACT	RDA	D		ACT	RDA	۵				O						D	
Cycle Number	0	1	2	3	n RRD	<i>n</i> RRD + 1	<i>n</i> RRD + 2	nRRD + 3	$2 \times n$ RRD	3x n RRD	$4 \times nRRD$	4 × nRRD + 1	n FAW	nFAW + nRRD	nFAW + 2xnRRD	nFAW + 3xnRRD	n FAW + 4xn RRD	n FAW + 4xn RRD+1	$2 \times n \text{ FAW}$	2 x n FAW + 1	$2 \times n FAW + 2$	$2 \times n \text{ FAW } + 3$	$2 \times n \text{ FAW} + n \text{RRD}$	$2 \times nFAW + nRRD+1$	$2 \times nFAW + nRRD+2$	$2 \times nFAW + nRRD+3$	$2 \times nFAW + 2x nRRD$	$2 \times nFAW + 3 \times nRRD$	$2 \times nFAW + 4 \times nRRD$	2 x n FAW+4x n RRD+1	3 x nFAW	3 x nFAW + nRRD	3 x nFAW + 2x nRRD	3 x nFAW + 3x nRRD	3 x nFAW + 4x nRRD	3 x nFAW + 4x nRRD +1
Sub-Loop		c	>			•	-		2	3		4	2	9	2	8	c	D)		10	2			7	=		12	13	,	4	15	16	۷١	18	5	6.
CKE																		atic																		]
CK, CK\																	T	og	glin	g																



TABLE 16A: IDD MAXIMI	JM LIMITS			
	Speed	Bin		
IDD	DDR3-1333	DDR3-1600	DDR3-1866	UNITS
IDD0	160	180	200	mA
IDD1	220	230	240	mA
IDD2P0	40	40	40	mA
IDD2P1	64	74	84	mA
IDD2Q	88	94	104	mA
IDD2N	90	100	110	mA
IDD3P	116	126	136	mA
IDD3N	146	154	164	mA
IDD4R	480	560	600	mA
IDD4W	400	450	500	mA
IDD5B	420	440	460	mA
IDD6	44	44	44	mA
IDD7	570	640	720	mA
8dal	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	mA

NOTES: TA = 0°C to  $\leq$  85°C; SRT and ASR are disabled, enabling ASR could increase IDDx by up to an additional 2mA.



TABLE 17: DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS						
All Voltages are referenced to Vss						
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V <sub>DD</sub>	1.283	1.35	1.425	V	1,2
I/O Supply Voltage	VDDQ	1.283	1.35	1.425	V	1,2
Input Leakage Current:	lı .	-4	-	4	μA	
Any input 0V≤VIN≤VDD, VREF pin 0V≤VIN≤1.1V						
All other pins not under test = 0V						
VREF Supply Leakage Current:	IVREF	-4	-	4	μA	3,4
VREFDQ = V <sub>DD</sub> /2 or VREFCA = V <sub>DD</sub> /2						
All other pins not under test = 0V						

#### NOTES:

- VDD and VDDQ must track one another, VDDQ must be less than or equal to VDD. Vss = VssQ.
- 2.  $V_{DD}$  and  $V_{DD}Q$  may include AC noise of  $\pm$  50mV (250 kHz to 20MHz) in addition to the DC (0Hz to 250kHz) specifications,  $V_{DD}$  and  $V_{DD}Q$  must be at the same level for valid AC timing parameters.
- 3. VREF (see Table 19).
- The minimum limit requirement is for testing purposes. The leakage current on the VREF pin should be minimal.

All Voltages are referenced to Vss						
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
VIN low; DC/commands/address busses	VIL	Vss	n/a	See Table 17	V	
VIN high; DC/commands/address busses	ViH	See Table 17	n/a	V <sub>DD</sub>	V	
Input reference voltage command/address bus	VREFCA(DC)	0.49 x Vdd	0.5 x Vdd	0.51 x V <sub>DD</sub>	V	1,2
I/O reference voltage DQ bus	VREFDQ(DC)	0.49 x Vdd	0.5 x Vdd	0.51 x V <sub>DD</sub>	V	2,3
I/O reference voltage DQ bus in SELF REFRESH	VREFDQ(SR)	Vss	0.5 x V <sub>DD</sub>	V <sub>DD</sub>	V	4
Command/address termination voltage (system level, not	VTT	-	0.5 x VddQ	-	V	5
direct DRAM input)						

#### NOTES:

- VREFCA(DC) is expected to be approximately 0.5 x V<sub>DD</sub> and to track variations in the DC level. Externally generated peak noise (noncommon mode) on VREFCA may not exceed ± 1% x V<sub>DD</sub> around the VREFCA(DC) value. Peak-to-peak AC noise on VREFCA should not exceed ± 2% of VREFCA(DC).
- DC values are determined to be less than 20MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20MHz in frequency.
- VREFDQ(DC) is expected to be approximately 0.5 x VDD and to track variations in the DC level. Externally generated peak noise (noncom-

- mon mode) on VREFDQ may not exceed  $\pm$  1% x V<sub>DD</sub> around the VREFDQ(DC) value. Peak-to-peak AC noise on VREFDQ should not exceed  $\pm$  2% of VREFDQ(DC).
- VREFDQ(DC) may transition to VREFDQ(SR) and back to VREFDQ(DC)
  when in SELF zREFRESH, within restrictions outlined in the SELF
  REFRESH section.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors. MIN and MAX values are system-dependent.




TABLE 19: INPUT SWITCHING CO	ONDITIONS			
Parameter/Condition	Symbol	DDR3-1333 DDR3-1600	DDR3-1866	UNITS
Command and Address				
Input high AC voltage: Logic 1	VIH (AC160) MIN	+160	-	mV
Input high AC voltage: Logic 1	VIH (AC135) MIN	+135	135	mV
Input high DC voltage: Logic 1	VIH (DC125) MIN	+125	+125	mV
Input high DC voltage: Logic 0	VIL (DC125) MAX	-125	-125	mV
Input high AC voltage: Logic 0	VIL (AC135) MAX	-135	-135	mV
Input high AC voltage: Logic 0	VIL (AC160) MAX	-160	-	mV
DQ and DM				
Input high AC voltage: Logic 1	VIH (AC160) MIN	+160	-	mV
Input high AC voltage: Logic 1	VIH (AC135) MIN	+135	135	mV
Input high DC voltage: Logic 1	VIH (DC125) MIN	-	+130	mV
Input high DC voltage: Logic 0	VIL (DC125) MAX	-	-130	mV
Input high AC voltage: Logic 0	VIL (AC135) MAX	-135	-135	mV
Input high AC voltage: Logic 0	VIL (AC160) MAX	-160	-	mV

#### NOTES:

- All voltages are referenced to VREF, VREF is VREFCA for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. VREF is VREFDQ for DQ and DM inputs.
- 2. Input setup timing parameters ( $^{t}IS$  and  $^{t}DS$ ) are referenced at  $^{t}VIL(AC)/VIH(AC)$ , not  $^{t}VREF(DC)$ .
- 3. Input hold timing parameters ( ${}^{t}IH$  and  ${}^{t}DH$ ) are referenced at VIL(DC)/VIH(DC), not VREF(AC).
- Single-ended input slew rate = 1V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).



#### **OPERATING CONDITIONS**






#### **AC OVERSHOOT/UNDERSHOOT SPECIFICATION**

TABLE 20: CONTROL AND ADDRESS PINS					
Parameter	DDR3-1333	DDR3-1600	DDR3-1866		
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V		
(see Figure 7)					
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V		
(see Figure 8)					
Maximum overshoot area above Vcc (see Figure 7)	0.4Vns	0.33Vns	0.28Vns		
Maximum undershoot area below Vss (see Figure 8)	0.4Vns	0.33Vns	0.28Vns		

Table 21: Clock, Data, Strobe, and Mask Pins					
Parameter	DDR3-1333	DDR3-1600	DDR3-1866		
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V		
(see Figure 7)					
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V		
(see Figure 8)					
Maximum overshoot area above Vcc/ VccQ	0.15Vns	0.13Vns	0.11Vns		
(see Figure 7)					
Maximum undershoot area below Vss/ VssQ	0.15Vns	0.13Vns	0.11Vns		
(see Figure 8)					





Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTE
Differential input voltage, logic high - slew	VIH DIFF(AC)slew	+200	n/a	mV	4
Differential input voltage, logic low - slew	VIL DIFF(AC)slew	n/a	-200	mV	4
Differential input voltage, logic high	VIH DIFF(AC)	2x(VIH(AC)-VREF)	Vdd/VddQ	mV	5
Differential input voltage, logic low	VIL DIFF(AC)	Vss/VssQ	2x(VIH(AC)-VREF)	mV	6
Differential input crossing voltage relative to VDD/2	Vıx	VREF(DC) - 150		mV	7
for DQS, DQS CK, CK\			VREF(DC) + 150		
Differential input crossing voltage relative to VDD/2	VIX(175)	VREF(DC) - 175		mV	7,8
for CK, CK\			VREF(DC) + 175		
Single-ended high level for strobes	VSHE	V <sub>DD</sub> Q/2 + VIH(AC)		mV	5
Single-ended high level for CK, CK\		V <sub>DD</sub> /2 + V <sub>I</sub> H(AC	V <sub>DD</sub> Q		
Single-ended low level for strobes	VSEL	VssQ	V <sub>DD</sub>	mV	6
Single-ended low level for CK, CK\	1	Vss	VDDQ/2-VIL(AC)		


#### NOTES:


- Clock is referenced to VDDD and Vss. Data strobe is referenced to VDDQ and VssQ.
- 2. Reference is VREFCA(DC) for clock and for VREFDQ(DC) for strobe.
- 3. Differential input slew rate = 2V/ms.
- 4. Defines slew rate reference points relative to input crossing voltages.
- MAX limit is relative to single-ended signals, the overshoot specifications are applicable.

- MIN limit is relative to single-ended signals, the undershoot specifications are applicable.
- The typical value of VIX(AC) is expected to be about 0.5 x VDD of the transmitting device and VIX(AC) is expected to track variations in VDD.
   VIX(AC) indicates the voltage at which differential input signals must cross.
- 8. The VIX extended range (±175mV) is allowed only for the clock and this VIX extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing VSEL, VSEH of at least VDD/2 ±250mV, and the differential slew rate of CK, CK\ is greater than 3V/ns.




#### **OVERSHOOT/UNDERSHOOT SPECIFICATIONS**







#### **OVERSHOOT/UNDERSHOOT SPECIFICATIONS**



#### Table 23: Differential Input Operating Conditions (tDVAC) for CKx, CKx\, DQSx, and DQSx\

Below VIL (AC)				
	tDVAC (ps) at [VIII	tDVAC (ps) at [VIHDIFF(AC) to VILDIff(AC)]		
Slew Rate (V/ns)	320mV	270mV		
>4.0	109	163		
4.0	189	163		
3.0	162	140		
2.0	109	95		
1.9	91	80		
1.6	69	62		
1.4	40	37		
1.2	Note 1	5		
1.0	Note 1			
<1.0	Note 1			

Note 1: Rising input signal shall become equal to or greater than Vih(ac) level and Falling input shall become equal or less than Vil(ac)





#### **SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS**


Setup ( ${}^t$ IS and  ${}^t$ DS) nominal slew rate for a rising signal is defined as the slew-rate between the last crossing of VREF and the first crossing VIH(AC) MIN. Setup ( ${}^t$ IS and  ${}^t$ DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF an the first crossing of VIL(AC) MAX.

Hold ( ${}^{t}$ IH and  ${}^{t}$ DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF. Hold ( ${}^{t}$ IH and  ${}^{t}$ DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF.

TABLE 24: SINGLE-ENDED INPUT SLEW RATE						
Input Slew Rate	Input Slew Rate (Linear Signals)		ured			
Input	Edge	From	То	Calculation		
	Rising	VREF	VIH(AC)MIN	Vih(AC) MIN - VREF		
Setup	Falling	VREF	VIL(AC)MAX	VREF - VIL(AC) MAX ΔTFS		
Hold	Rising	VıL(DC)Max	VREF	VREF - VIL(DC) MAX ΔTFH		
1.514	Falling	VIH(DC)MIN	VREF	VIH(DC) MIN - VREF ΔTRSH		



#### **SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS**






### **SLEW RATE DEFINITIONS FOR DIFFERENTIAL INPUT SIGNALS**

Input slew rate for differential signals (CKx, CKx\, UDQSx , UDQSx\, LDQSx and LDQSx\) are defined and measured as shown in Table 25. The nominal slew rate for a rising signal is defined as the slew rate between VIL(DIFF) MAX and VIH(DIFF) MIN. The nominal slew rate for a falling signal is defined as the slew rate between VIH(DIFF) MIN and VIL(DIFF) MAX.

TABLE 25: DI	TABLE 25: DIFFERENTIAL INPUT SLEW RATE DEFINITION							
Input Slew Rate	(Linear Signals)	Meas	ured					
Input	Edge	From	То	Calculation				
CK and DQS	Rising	VREF	VIH(AC)MIN	$\frac{Vih(DIFF)MIN\text{-}ViL(DIFF)MAX}{\DeltaTR(DIFF)}$				
Reference	Falling	VREF	VIL(AC)MAX	VIH(DIFF) MIN - VIL(DIFF) MAX ΔTF(DIFF)				





#### **ODT CHARACTERISTICS**

ODT's effective resistance RTT is defined by MR1[9,6 and 2]. ODT is applied to the DQx, UDMx, LDMx, UDQSx, UDQSx\, LDQSx and LDQSx\ balls. The ODT target values are listed in Table 29.




Table 26: On-Die Termination DC Electrical Characteristics								
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES		
RTT effective impedance	RTT_EFF		See Ta	able 27		1, 2, 4		
Deviation of VM with respect to VDDQ/2	ΔVM	-5		5	%	1, 2, 3, 4		

#### NOTES:

- Tolerance limits are applicable after a proper ZQ calibration has been 3. performed at a stable temperature and voltage (VDDQ=VDD, VssQ-Vss). Refer to "ODT Sensitivity" on page 38 if either the temperature or voltage changes after calibration.
- 2. Measurement definition for RTT: Apply VIH(AC) to a pin under test and measure the current I[VIH(AC)], then apply VIL(AC) to pin under test and measure current I[VIL(AC)]:

$$RTT = \frac{VIL(AC) - VIL(AC)}{I[VIH(AC)) - I(VIL(AC))]}$$

3. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left[ \frac{2 \times VM}{VDDQ} - 1 \right] \times 100$$

 For extended MIL-temp devices, the minimum values are derated by 6% when the device is between -40°C and 0°C (TA).



MR1							
[9,6,2]	Rтт	Resistor	VOUT	MIN	TYP	MAX	UNITS
			0.2 x VddQ	0.6	1.0	1.1	RZQ
		RTT120PD240	0.5 x VddQ	0.9	1.0	1.1	RZQ
0, 1, 0	120Ω		0.8 x VddQ	0.9	1.0	1.4	RZQ
0, 1, 0			0.2 x VddQ	0.9	1.0	1.4	RZQ
		RTT120PU240	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.1	RZQ
	12	20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ
			0.2 x VddQ	0.6	1.0	1.1	RZQ
		RTT60PD120	0.5 x VddQ	0.9	1.0	1.1	RZQ
0.04	60Ω		0.8 x VddQ	0.9	1.0	1.4	RZQ
0, 0, 1	0012		0.2 x VddQ	0.9	1.0	1.4	RZQ
		RTT60PU240	0.5 x VddQ	0.9	1.0	1.1	RZC
			0.8 x VddQ	0.9	1.0	1.1	RZQ
	6	0Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZC
			0.2 x VddQ	0.6	1.0	1.1	RZQ
		RTT40PD80	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.4	RZQ
0, 1, 1	40Ω		0.2 x VddQ	0.9	1.0	1.4	RZQ
		RTT40PU80	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.1	RZQ
	4	0Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ
			0.2 x VddQ	0.6	1.0	1.1	RZQ
		RTT30PD60	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.4	RZQ
1, 0, 1	30Ω		0.2 x VddQ	0.9	1.0	1.4	RZQ
		Rтт30рu60	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.1	RZQ
	3	ΘΩ	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ
			0.2 x VddQ	0.6	1.0	1.1	RZC
		RTT20PD40	0.5 x VddQ	0.9	1.0	1.1	RZQ
			0.8 x VddQ	0.9	1.0	1.4	RZQ
1, 0, 0	20Ω		0.2 x VddQ	0.9	1.0	1.4	RZQ
		RTT20PU40	0.5 x VDDQ	0.9	1.0	1.1	RZQ
		1111201 040	0.8 x VDDQ	0.9	1.0	1.1	RZQ
	20Ω		VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/



#### **ODT SENSITIVITY**

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 26 can be expected to widen according to Tables 28 and 29.

TABLE 28: ODT SENSITIVITY DEFINITION						
Symbol	MIN	MAX	UNITS			
RTT	0.9 - dRTTdT x dRTTdV x [DV]	1.6 + dRTTdT x [DT] + dRTTdV x [DV]	RZQ/(2, 4, 6, 8, 12)			


TABLE 29 - ODT TEMPERATURE & VOLTAGE SENSITIVITY						
Change	MIN	MAX	UNITS			
dRTTdT	0	1.5	0			
dRTTdV	0	0.15	0			

#### **ODT TIMING DEFINITIONS**

ODT loading differs from that used in AC timing measurements. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off Asynchronously and, another defines when ODT turns on or off dynamically. Table 30 outlines and provides definition and measurement reference settings for each parameter.

ODT turn-on time begins when the output leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves LOW-Z and ODT resistance begins to turn-off.

#### FIGURE 15 - ODT TIMING REFERENCE LOAD






#### **ODT TIMING DEFINITIONS**


TABLE 30: ODT TIMING DEFINITIONS								
Symbol	Begin Point Definition	End Point Definition	Figure					
<sup>t</sup> AON	Rising edge of CK-CK\ defined by the end point of ODTL on	Extrapolated point at VssQ	Figure 25					
tAOF	Rising edge of CK-CK\ defined by the end point of ODTL off	Extrapolated point at VRTT_NORM	Figure 25					
<sup>t</sup> AON <sub>PD</sub>	Rising edge of CK-CK\ with ODT first being registered HIGH	Extrapolated point at VssQ	Figure 26					
tAOFPD	Rising edge of CK-CK\ with ODT first being registered LOW	Extrapolated point at VRTT_NOM	Figure 26					
tADC	Rising edge of CK-CK\ defined by the end point of ODTLCNW,	Extrapolated points at VRTT_WR and VRTT_NOM	Figure 27					
	ODTLCWN4, or ODTLCWN8							


Measured	EFERENCE SETTINGS FOR			
Parameter	RTT_NORM Setting	RTT_WR_Setting	VSW1	VSW2
<sup>t</sup> AON	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> AOF	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> AON <sub>PD</sub>	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
tAOFPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
tADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV






### **ODT CHARACTERISTICS**







#### **OUTPUT DRIVER IMPEDANCE**



#### 34 OHM OUTPUT DRIVER IMPEDANCE

The 34 $\Omega$  driver (MR1[5,1]=01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34 $\Omega$  driver only. Its impedance RoN is defined by the value of the external reference resistor RZQ as follows: RoN34=RZQ/7 (with nominal RZQ=240 $\Omega$ ±1%) and is actually 34.3 $\Omega$ ±1%. The 34 $\Omega$  output driver impedance characteristics are listed in Table 32.

TABLE 3	Table 32: 34Ω Driver Impedance Characteristics								
MR1[5,1]	Ron	RESISTOR	Vоит	MIN	TYP	MAX	UNITS	NOTES	
				0.2/VddQ	0.6	1.0	1.1	RZQ/7	1
		Ron34pd	0.5/VddQ	0.9	1.0	1.1	RZQ/7	1	
			0.8/VddQ	0.9	1.0	1.4	RZQ/7	1	
0, 1	34.3Ω		0.2/VddQ	0.9	1.0	1.4	RZQ/7	1	
		Ron34pu	0.5/VddQ	0.9	1.0	1.1	RZQ/7	1	
			0.8/VddQ	0.6	1.0	1.1	RZQ/7	1	
Pull-Up/Pull	Pull-Up/Pull-Down mismatch (MMPUPD)		0.5/VddQ	-10	n/a	10	%	1, 2	

#### NOTES:

- 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss). Refer to "34 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Mearure both RONPU and RONPD at 0.5 x VDDQ:



#### **34 OHM OUTPUT DRIVER IMPEDANCE**

#### **34 OHM DRIVER**

The  $34\Omega$  driver's current range has been calculated and summarized in Table 34 for VDD=1.35V, Table 35 for VDD=1.4175V and Table 36 for VDD=1.2825V. The individual pull-up and pull-down resistors (RON34PD and RON34PU) are defined as follows with the Impedance Calculations listed in Table 36.

- RON34PD=(VOUT)/[IOUT]: RON34PU is turned off
- RON34PU=(VDDQ-VOUT)/[IOUT]: RON34PD is turned off

TABLE 3	Table 33: 34Ω Driver Pull-Up and Pull-Down Impedance Calculations								
	Ron			MIN	TYP	MAX	UNITS		
	RZQ = 240Ω±1%			237.6	240	242.4	Ω		
RZQ = (240Ω±1%)/7			33.9	34.3	34.6	Ω			
MR1[5,1]	RON	RESISTOR	VOUT	MIN	TYP	MAX	UNITS		
			0.2/VddQ	2.04	34.3	38.1	Ω		
		Ron34pd	0.5/VddQ	30.5	34.3	38.1	Ω		
			0.8/VddQ	30.5	34.3	48.5	Ω		
0, 1	34.3Ω	34.3Ω Ron34pu	0.2/VddQ	30.5	34.3	48.5	Ω		
			0.5/VddQ	30.5	34.3	38.1	Ω		
			0.8/VddQ	20.4	34.3	38.1	Ω		

TABLE 34	Table 34: 34Ω Driver Ioh/Iol Characteristics: Vdd = VddQ = 1.35V								
MR1[5,1]	Ron	RESISTOR	Vouт	MIN	TYP	MAX	UNITS		
			IOL @ 0.2 x VDDQ	14.7	8.8	7.9	mA		
		Ron34pd	IOL @ 0.5 x VDDQ	24.6	21.9	19.7	mA		
0, 1	34.3Ω		IOL @ 0.8 x VDDQ	39.3	35	24.8	mA		
0, 1	04.032	34.322	IOL @ 0.2 x VDDQ	39.3	35	24.8	mA		
		Ron34pu	IOL @ 0.5 x VDDQ	24.6	21.9	19.7	mA		
			IOL @ 0.8 x VDDQ	14.7	8.8	7.9	mA		

TABLE 3	Table 35: 34Ω Driver Ioh/Iol Characteristics: Vdd=VddQ=1.4175V								
MR1[5,1]	Ron	RESISTOR	Vоит	MIN	TYP	MAX	UNITS		
•			IOL @ 0.2 x VDDQ	15.5	9.2	8.3	mA		
		Ron34pd	IOL @ 0.5 x VDDQ	25.8	23	20.7	mA		
0, 1	34.3Ω		IOL @ 0.8 x VDDQ	41.2	36.8	26	mA		
0, 1	04.012	34.312	IOL @ 0.2 x VDDQ	41.2	36.8	26	mA		
		Ron34PU	IOL @ 0.5 x VDDQ	25.8	23	20.7	mA		
			IOL @ 0.8 x VDDQ	15.5	9.2	8.3	mA		



#### 34 OHM OUTPUT DRIVER IMPEDANCE

TABLE 3	Table 36: 34Ω Driver Ioh/Iol Characteristics: Vdd=VddQ=1.2825V								
MR1[5,1]	Ron	RESISTOR	Vоит	MIN	TYP	MAX	UNITS		
			IOL @ 0.2 x VDDQ	14	8.3	7.5	mA		
		Ron34pd	IOL @ 0.5 x VDDQ	23.3	20.8	18.7	mA		
0, 1	34.3Ω		IOL @ 0.8 x VDDQ	37.3	33.3	23.5	mA		
0, 1	34.332		IOL @ 0.2 x VDDQ	37.3	33.3	23.5	mA		
		Ron34pu	IOL @ 0.5 x VDDQ	23.3	20.8	18.7	mA		
			IOL @ 0.8 x VDDQ	14	8.3	7.5	mA		

### 34Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after ZQ calibration, the tolerance limits listed in Table 32 can be expected to widen according to Table 37 and 38.

Table 37: 34Ω C	OUTPUT DRIVER SENSITIVITY DEFINIT	ION	
Symbol	MIN	MAX	UNITS
Ron @ 0.8 x VDDQ	0.9 - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V]	1.1 - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V]	RZQ/7
RON @ 0.5 x VDDQ	0.9 - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V]	1.1 - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V]	RZQ/7
Ron @ 0.2 x VddQ	0.9 - dRondTL x [ $\Delta$ T] + dRondVL x [ $\Delta$ V]	1.1 - dRondTL x [ $\Delta$ T] + dRondVL x [ $\Delta$ V]	RZQ/7

TABLE 38: 34Ω C	OUTPUT DRIVER VOLTAGE AND TEMP	PERATURE SENSITIVITY	
Change	MIN	MAX	UNITS
dRondTM	0	1.5	%/°C
dRondVM	0	0.13	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.13	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.13	%/mV



#### **ALTERNATIVE 40 OHM DRIVER**

TABLE 3	39 - 40Ω	DRIVER IMPE	DANCE CHARA	CTERISTICS				
MR1[5,1]	Ron	RESISTOR	<b>V</b> out	MIN	TYP	MAX	UNITS	NOTES
			0.2/VddQ	0.6	1.0	1.1	RZQ/6	1
		Ron40pd	0.5/VddQ	0.9	1.0	1.1	RZQ/6	1
			0.8/VddQ	0.9	1.0	1.4	RZQ/6	1
0, 1	40.0Ω		0.2/VddQ	0.9	1.0	1.4	RZQ/6	1
		Ron40pu	0.5/VddQ	0.9	1.0	1.1	RZQ/6	1
			0.8/VpdQ	0.6	1.0	1.1	RZQ/6	1
Pull-Up/Pull	-Down misr	match (MMPUPD)	0.5/VddQ	-10	n/a	10	%	1, 2

#### NOTES:

- 1. Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VSsQ = VSs). Refer to "40 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both RonPU and RonPD at 0.5 x VDDQ:

$$\frac{\text{MMPUPD} = \frac{\text{RONPU} - \text{RONPD}}{\text{RONNOM}} \times 100}{\text{RONNOM}}$$

#### **40Ω OUTPUT DRIVER SENSITIVITY**

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 39 can be expected to widen according to Table 40 and 41.

UTPUT DRIVER SENSITIVITY DEFINIT	TON	
MIN	MAX	UNITS
$0.9$ - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V]	1.1 - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V]	RZQ/6
$0.9$ - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V]	1.1 - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V]	RZQ/6
0.9 - dRondTL x [ $\Delta$ T] + dRondVL x [ $\Delta$ V]	1.1 - dRondTL x [ $\Delta$ T] + dRondVL x [ $\Delta$ V]	RZQ/6
	MIN $0.9 - dRondTH \times [\Delta T] + dRondVH \times [\Delta V]$ $0.9 - dRondTM \times [\Delta T] + dRondVM \times [\Delta V]$	0.9 - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V] 1.1 - dRondTH x [ $\Delta$ T] + dRondVH x [ $\Delta$ V] 0.9 - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V] 1.1 - dRondTM x [ $\Delta$ T] + dRondVM x [ $\Delta$ V]



#### **ALTERNATIVE 40 OHM DRIVER**

Table 41: 40Ω C	OUTPUT DRIVER VOLTAGE AND TEMP	PERATURE SENSITIVITY	
Change	MIN	MAX	UNITS
dRondTM	0	1.5	%/°C
dRondVM	0	0.15	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.15	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.15	%/mV

#### **OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS**

The SDRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized in Table 42 while the differential output driver is summarized in Table 43.

TABLE 42: SINGLE-ENDED OUTPUT DRI	VER CHARACTI	ERISTICS			
Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
0V ≤ Vouт≤ VppQ; ODT is disabled; ODT is HIGH					
Output slew rate: Single-ended; for rising and falling	SRQSE	2.5	6	V/ns	1, 2, 3, 4
edges, measure between VoL(AC) = VREF - 0.1 x VDDQ					
and Voh (AC) = VREF + 0.1 x VDDQ					
Single-ended DC high-level output voltage	Voh(DC)	0.8 x	VddQ	V	1, 2, 5
Single-ended DC mid-point level output voltage	Vom(DC)	0.5 x	VddQ	V	1, 2, 5
Single-ended DC low-point level output voltage	Vol(DC)	0.2 x	VddQ	V	1, 2, 5
Single-ended DC high-point level output voltage	Voh(AC)	VTT + 0.	1 x VddQ	V	1, 2, 3, 6
Single-ended DC low-point level output voltage	Vol(AC)	VTT - 0.	1 x VddQ	V	1, 2, 3, 6
Delta Ron between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output	to VTT (VDDQ/2) via 250	Ω resistor		3

#### NOTES:


- 1. RZQ of  $240\Omega$  (±1%) with RZQ/7 enabled (default  $34\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDQ = VDD, VssQ = Vss).
- 2. VTT = VDDQ/2
- 3. See Figure 31 on page 69 for the test load configuration.
- 4. The 6V/ns maximum is applicable for a single DQ signal when it is switching from either HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are combinations, the maximum limit of 6V/ns maximum is reduced to 5V/ns.
- 5. See Table 32 on page 41 IV curve linearity. Do not use AC Test load.
- 6. See Table 44 on page 48 for output slew rate.
- 7. See Table 32 on page 41 for additional information.
- See Figure 29 on page 67 for an example of a single-ended output signal.



TABLE 43: DIFFERENTIAL OUTPUT DRIV	ER CHARACTE	RISTICS			
Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
0V ≤ Vouт≤ VodQ; ODT is HIGH					
Output slew rate: Differential; for rising and falling edges,	SRQDIFF	5	12	V/ns	1
measure between VoLDIFF(AC) = - 0.2 x VDDQ and VOH					
$(AC) = + 0.2 \times VDDQ$					
Output differential cross-point voltage	Vox(AC)	VREF-150	VREF+150	mV	1, 2, 3
Differential high-level output voltage	VoнDIFF(AC)	+ 0.2 )	( VDDQ	V	1, 4
Differential low-level output voltage	VolDIFF(AC)	- 0.2 >	( VddQ	V	1, 4
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 5
Test load for AC timing and output slew rates		Output to VTT (VDDQ/2	) via 25Ω resistor		3


#### NOTES:

- RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is appli-4. cable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss).
   6.
- $2. \quad VREF = VDDQ/2$
- 3. See Figure 31 on page 69 for the test load configuration.
- See Table 47 on page 49 for the output slew rate.
- 5. See Table 32 on page 59 for additional information.
- 6. See Figure 30 on page 68 for an example of a differential output signal.






#### **OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS**



#### REFERENCE OUTPUT LOAD

Figure 22 represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by any specific Industry test system/apparatus. System designers should use IBIS or other simulation tools to correlate the timing reference load presented or exhibited on the system or system environment.






#### **SLEW RATE DEFINITIONS FOR SINGLE-ENDED OUTPUT SIGNALS**

The single-ended output driver is summarized in Table 42. With the reference load for timing measurements, the output slew-rate for falling and rising edges is defined and measured between VoL(AC) and VoH(AC) for single-ended signals as indicated in Table 44 and Figure 23.

TABLE 44: SI	INGLE-ENDED O	UTPUT SLEW RA	TE	
Output Slew Rate	e (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
P0	Rising	Vol(AC)	Voн(AC)	VOH(AC) - VOL (AC) ΔTRSE
DQ	Falling	Voн(AC)	Vol(AC)	Voh(AC) - Vol(AC) ΔTFSE





### **SLEW RATE DEFINITIONS FOR DIFFERENTIAL OUTPUT SIGNALS**

The differential output driver is summarized in Table 43. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VoL(AC) and VoH(AC) for differential signals, as shown in Table 45 and Figure 33.

TABLE 45: D	IFFERENTIAL OU	TPUT SLEW RAT	E DEFINITION	
Output Slew Rat	e (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
	Rising	VolDIFF(AC)	VonDIFF(AC)	VOHDIFF(AC) - VOL DIFF(AC) ΔTRDIFF
DQS, DQS\	Falling	VohDIFF(AC)	VoLDIFF(AC)	VOHDIFF(AC) - VOLDIFF(AC) ΔTFDIFF






TABLE 46: SPEED	Bins									
			-15 (DDI [CWL=1.8	R3-1333) 5; 9-9-9]	-12 (DDR:	3-1600) 5; 11-11-11]	-11 (DDR [CWL=1.0	(3-1866) 7; 13-13-13]		
Parameter		Symbol	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
ACTIVATE to internal REAL	D or WRITE delay time	<sup>t</sup> RCD	13.5	-	13.75	-	13.91	-	ns	
PRECHARGE command p	eriod	t <sub>RP</sub>	13.5	-	13.75	-	13.91	-	ns	
ACTIVATE-to-ACTIVATE or	r REFRESH command period	<sup>t</sup> RC	49.5	-	48.75	-	47.91	-	ns	
ACTIVATE-to-PRECHARG	E command period	<sup>t</sup> RAS	36	9 x <sup>t</sup> REFI	35	9 x <sup>t</sup> REFI	34	9 x <sup>t</sup> REFI	ns	1
	CWL=5	<sup>t</sup> CK (AVG)	3	3.3	3	3.3	3	3.3	ns	2
CL=5	CWL=6	<sup>t</sup> CK (AVG)							ns	3
	CWL=7	<sup>t</sup> CK (AVG)							ns	3
	CWL=5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	2.5	3.3	ns	2
CL=6	CWL=6	<sup>t</sup> CK (AVG)							ns	3
	CWL=7	<sup>t</sup> CK (AVG)							ns	3
	CWL=5	<sup>t</sup> CK (AVG)							ns	3
CL=8	CWL=6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	1.875	<2.5	ns	2,3
	CWL=7	<sup>t</sup> CK (AVG)							ns	3
	CWL=5	<sup>t</sup> CK (AVG)							ns	3
CL=10	CWL=6	<sup>t</sup> CK (AVG)							ns	3
	CWL=7	<sup>t</sup> CK (AVG)	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns	2,3
Supported CL Settings			5, 6,	8, 10	5, 6	, 8,10	5, 6, 8, 1	10, 11,13	CK	
Supported CWL Settings			5,	6, 7	5, (	6, 7	5, 6,	7, 8, 9	CK	

#### NOTES:

- tREFI depends on tOPER
- The CL and CWL setting result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
- B. Reserved (filled blocks) settings are not allowed.



### TABLE 47 (SHEET 1 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-15 (1333 Mbs)	3 Mbs)	-12 (1600 Mbs)	0 Mbs)	-11 (DDR3-1866)	3-1866)		
			[CWL=1.	[CWL=1.5; 9-9-9]	[CWL=1.25	; 11-11-11]	[CWL=1.25; 11-11-11] [CWL=1.07; 13-13-13]	; 13-13-13]		
d	Parameter	Symbol	MIN	MAX	NIM	MAX	MIN	MAX	Units	Notes
1000	TC = 0°C to <85°C		8	7800	8	7800	8	7800		9,42
disable mode	TC = 85°C to 105°C	*CKDLL_DIS	8	0068	8	0068	8	3900	us	9,42
alsable mode	TC = >105°C to ≤125°C		8	2900	8	2900	-	-		9,42
Clock period average: DLL enable mode	e mode	(AVG)		See SPEED B	IN TABLE (#	19) for tCK ra	See SPEED BIN TABLE (#49) for tCK range allowed		su	10,11
HIGH pulse width average		(AVG)	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
LOW pulse width average		(AVG)	0.47	0.53	0.47	0.53	0.47	0.53	Ϋ́	12
المنتمة بإيمال	ргг госкер	<sup>t</sup> JITPER	-80	08	-20	0/	09-	9	sd	13
ciock period Jillen	DIL LOCKING	¹JITPER, LCK	-20	0/	09-	09	-50	20	sd	13
Clock absolute period		CLK (ABS)	MIN=tCK (	AVG) MIN+t	JITPER MIN;	MAX=tCK (A	MIN=tCK (AVG) MIN+tJITPER MIN; MAX=tCK (AVG)MAX+tJITPER MAX	TPER MAX	sd	
Clock absolute HIGH pusle width	ų	(SBA) HD	0.43	-	0.43	-	0.43	-	tck (AVG)	14
Clock absolute LOW pulse width		(ABS)	0.43		0.43		0.43		tCK (AVG)	15
ditte	DIL LOCKED	¹JITCC	16	160	1,	140	12	120	sd	16
	DIL LOCKING	יודככ, נכא	71	140	Ί.	120	10	100	sd	16
	2 Cycles	<sup>t</sup> ERR2PERR	-118	118	-103	103	88-	88	sd	17
	3 Cycles	<sup>t</sup> ERR3PERR	-140	140	-122	122	-105	105	sd	17
	4 Cycles	*ERR4PERR	-155	155	-136	136	-117	117	sd	17
	5 Cycles	*ERRSPERR	-168	168	-147	147	-126	126	sd	17
	6 Cycles	<sup>t</sup> ERR6PERR	-177	177	-155	155	-133	133	bs	17
	7 Cycles	<sup>t</sup> ERR7PERR	-186	186	-163	163	-139	139	bs	17
Cumulative error across	8 Cycles	<sup>t</sup> ERR8PERR	-193	193	-169	169	-145	145	bs	17
	9 Cycles	<sup>t</sup> ERR9PERR	-200	200	-175	175	-150	150	bs	17
	10 Cycles	<sup>t</sup> ERR10PERR	-205	205	-180	180	-154	154	sd	17
	11 Cycles	<sup>t</sup> ERR11PERR	-210	210	-184	184	-158	158	bs	17
	12 Cycles	<sup>t</sup> ERR12PERR	-215	215	-188	188	-161	161	sd	17
	n = 13, 14 49, 50 Cycles	†ERRnPER	,	terrnper terrnper n	MIN = $(1+0.$	68In[n]) x <sup>t</sup> 68In[n]) x <sup>t</sup>	terrnper MIN = (1+0.68In[n]) x tJITPER MIN FERRNPER MAX = (1+0.68In[n]) x tJITPER MAX	,	sd	17



### TABLE 47 (SHEET 2 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-15 (1333 Mbs)		-12 (1600 Mbs)	o Mbs)	-11 (1866 Mbs)	6 Mbs)		
			[CWL=1.5; 9-9-9]		CWL=1.25	[CWL=1.25; 11-11-11] [CWL=1.07; 13-13-13]	CWL=1.07	; 13-13-13]		
Para	Parameter	Symbol	Z	MAX	Z	MAX	Z	MAX	Units	Notes
		DQ Input Timing	ming							
/300 300 of omit 01 IT33 ctcd	Base (specification)	tpc 4C1C0		-	-	-	-	-	bs	18,19
Data seror time to DQs, DQs \	VREF @ 1V/ns	US ACIBO	-	-	-	-	-	-	sd	19,20
1300 300 of omit 01 II 3 ctcd	Base (specification)	the AC12F	30	-	10	-	70	55	sd	18,19
Data Scior time to DQS, DQS	VREF @ 1V/ns	US ACI35	180	-	160	-	-	-	sd	19,20
Data HOLD time from DQS,	Base (specification)	t <sub>P1</sub> 4 000	65		55		75	09	sd	18,19
DQS\	VREF @ 1V/ns	DH AC90	165	-	145	-	110	105	bs	19,20
Minimum Data Pulse Width		WdIQ <sup>1</sup>	400	-	360	-	320	280	sd	41
		DQ Ouput Timing	iming							
DQS, DQS\ to DQ SKEW, per access	3	¹DQSQ	-	125	-	100	-	82	sd	
DQ Output HOLD time from DQS, DQS\	795/	<sup>†</sup> QH	0.38		0.38		0.38	1	tCK (AVG)	21
DQ LOW-Z time from CK, CK\		,LZ (DQ)	-500	250	-500	225	-390	195	sd	22,23
DQ HIGH-A time from CK, CK\		(DQ) ZH <sub>1</sub>		250		225	-	195	sd	22,23
		DQ Strobe Input Timing	rt Timing							
DQS,DQS\ RISING to CK, CK\ RISING	6	<sup>†</sup> DQSS	-0.25	0.25	-0.27	0.27	-0.27	0.27	CK	25
DQS, DQS\ DIFFERENTIAL Input Low pulse width	w pulse width	¹post	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ DIFFERENTIAL Input HIGH pul	3H pulse width	⁺DQSH	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ FALLING Setup to CK, CK\ RISING	K\ RISING	SSO <sub>1</sub>	0.2	-	0.18	-	0.18		CK	25
DQS, DQS\ FALLING Hold from CK, CK\ RISING	CK\ RISING	HSQ <sub>↓</sub>	0.2	-	0.18	-	0.18		CK	25
DQS, DQS\ DIFFERENTIAL WRITE preamble	reamble	<sup>t</sup> WPRE	6.0	-	6.0	-	6:0		CK	
DQS, DQS\ DIFFERENTIAL WRITE postamble	ostamble	<sup>†</sup> WPST	0.3	-	0.3	-	0.3		CK	
		DQ Strobe Output	ut Timing							
DQS, DQS\ RISING to/from RISING CK, CK\	ck, ck\	<sup>†</sup> DQSCK	-255	255	-225	225	-195	-195	sd	23
DQS, DQS\ RISING to/from RISING CK, CK\ when DLL is disabled	CK, CK\ when DLL is disabled	PQSK PLL DIS	Н	10	1	10	1	10	ns	56
DQS, DQS\ DIFFERENTIAL Output HIGH time	HIGH time	<sup>†</sup> QSH	0.4	-	0.4	-	-	0.4	CK	21
DQS, DQS\ DIFFERENTIAL Output LOW time	OW time	TSD₁	0.4	-	0.4	-	-	0.4	CK	21
DQS, DQS\ LOW-Z time (RL-1)		LZ (DQS)	-200	250	-450	225	-390	195	sd	22,23
DQS, DQS\ HIGH-Z time (RL+BL/2)		<sup>t</sup> HZ (DQS)	-	250	-	225	-	195	bs	22,23
DQS, DQS\ DIFFERENTIAL READ preamble	eamble	*RPRE	6.0	Note 24	6.0	Note 24	6.0	Note 24	CK	23,24
DQS, DQS\ DIFFERENTIAL READ postamble	stamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23,27



### TABLE 47 (SHEET 3 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-15 (1333 Mbs)	s Mbs)	-125 (16	-125 (16006 Mbs)	-11 (1866 Mbs)	6 Mbs)		
			[CWL=1.5; 9-9-9]	-9-9]	[CWL=1.25	; 11-11-11]	[CWL=1.25; 11-11-11] [CWL=1.07; 13-13-13]	; 13-13-13]		
Ь	Parameter	Symbol	MIN	MAX	NIN	MAX	MIN	MAX	Units	Notes
		Command and Address Timing	Idress Timing	5						
DLL Locking time		$DLL_1$	512	-	512	-	512	-	CK	28
CTRL, CMD, ADDR setup to CK,	Base (specification)	0010001	20	-	09	-	-	-	sd	29,30
CK\	VREF @ 1V/ns	IS ACIBU	240		220		,		sd	20,30
CTRL, CMD, ADDR setup to CK,	Base (specification)	tle Acase	205	-	185	-	65		bs	29,30
CK\	VREF @ 1V/ns	IS AC135	340	-	320	-	200	-	sd	20,30
CTRL, CMD, ADDR hold to CK,	Base (specification)	t, 1, 5,000	150	-	130	-	150		sd	29,30
CK\	VREF @ 1V/ns	IH DC90	240	-	220	-	275	-	bs	20,30
Minimum CTRL, CMD, ADDR pulse width	ise width	$Mdl_{\scriptscriptstyle 1}$	620	-	099	-	282	-	sd	41
ACTIVATE to Internal READ or WRITE delay	/RITE delay	$^{L}$		See "S	See "Speed Bin Table (#49) for tRCD	ble (#49) fo	or tRCD		ns	31
PRECHARGE command period		$dN_1$		See "S	See "Speed Bin Table (#49) for tRP	able (#49) f	or tRP		ns	31
ACTIVATE-to-PRECHARGE command period	nand period	*RAS		See "S	See "Speed Bin Table (#49) for tRAS	ble (#49) fo	or tRAS		su	31,32
ACTIVATE-to-ACTIVATE command period	nd period	<sup>t</sup> RCD		See "S	See "Speed Bin Table (#49) for tRC	able (#49) f	or tRC		su	31
ACTIVATE-to-ACTIVATE	1KB page size	Caa <sub>1</sub>	MIN=great or 6	reater of 4CK or 6ns	MIN=greater of 4CK or 6ns or 6ns	reater of 4CK or 6ns			CK	31
minimum command period	2KB page size	מאא	M	N=greater o	MIN=greater of 4CK or 7.5ns	5ns			Ϋ́	31
Four ACTIVATE windows for 1KB page size	3 page size	t- 0.18/	30	-	30	-			ns	31
Four ACTIVATE windows for 2KB page size	3 page size	rAw	45	-	40	-	32		ns	31
WRITE recovery time		<sup>t</sup> WR			MIN = 15ns; MAX = n/a	; MAX = n/a	æ		ŏ	31,32,33
Delay from start of internal WRITE transaction to internal READ command	ITE transaction to internal READ	⁺WTR		MIN = gre	MIN = greater of 4CK or 7.5ns; MAX = n/a	or 7.5ns; N	MAX = n/a		CK	31,34
READ-to-PRECHARE time		$^{t}$ RTP		MIN = gre	MIN = greater of 4CK or 7.5ns; MAX = $n/a$	or 7.5ns; N	MAX = n/a		CK	
CAS\-to-CAS\ command delay		محت أ			MIN = 4CK;	MIN = 4CK; $MAX = n/a$			CK	
Auto precharge WRITE recovery + PRECHARGE time	+ PRECHARGE time	<sup>†</sup> DAL		MIN = V	$MIN = WR + {}^{t}RP/{}^{t}CK (AVG); MAX = n/a$	< (AVG); M/	۸X = n/a		ŏ	
MODE REGISTER SET command cycle time	cycle time	<sup>†</sup> MRD			MIN = 4CK;	MIN = 4CK; $MAX = n/a$			CK	
MODE REGISTER SET command update delay	update delay	doM⁴		MIN = gre	MIN = greater of 12CK or 15ns; MAX = $n/a$	K or 15ns; I	MAX = n/a		CK	
MULTIPURPOSE REGISTER READ burst end multipurpose register exit	) burst end to mode register set for	<sup>t</sup> MPRR			MIN = 1CK;	MIN = 1CK; MAX = n/a			X	



### TABLE 47 (SHEET 4 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

						٠				
			-15 (1333 Mbs) [CWI=1 5· 9-9-6	-15 (1333 Mbs) [رW! ≘1 5· 9-9-9]	-12 (1600 Mbs) -11 (1866 Mbs) [CWI =1 25: 11-11-111 [CWI =1 07: 13-13-13	Mbs ) 11-11-11	-11 (1866 Mbs) [CW] =1 07·13-13	5 Mbs) 13-13-131		
P	Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
		Calibration Timing	riming							
ZQCL command: Long	POWER-UP and RESET operation	†ZQINIT	512		512		1	512	CK	
Calibration time	Normal operation	<sup>t</sup> ZQOPER	256		256			256	CK	
<b>ZQCS</b> command: Short Calibration Time	on Time	<sup>t</sup> ZQCS	64		64		-	64	CK	
		Initialization and RESET Timing	ESET Timin	g						
Exit RESET from CKE HIGH to a valid command	alid command	*XPR	2	IIN = great	MIN = greater of 5CK or tRFC + 10ns; $MAX = n/a$	:RFC + 10ns	;; MAX = n/	a.	CK	
Begin power supply ramp to power supplies stable	wer supplies stable	<sup>t</sup> VDDPR			MIN = $n/a$ ; MAX = 200	AAX = 200			ms	
RESET\ LOW to power supplies stable	table	<sup>t</sup> RPS			MIN = 0; MAX = $200$	AX = 200			ms	
RESET\ LOW to I/O and RTT HIGH-Z	H-Z	ZOI <sub>1</sub>			MIN = $n/a$ ; MAX = 20	MAX = 20			ns	35
		REFRESH Timing	ming							
		<sup>t</sup> RFC - 1Gb		M	MIN = 110; MAX = 70,200	XX = 70,200			ns	
REFRESH-to-ACTIVATE or REFRESH command period	SH command period	<sup>t</sup> RFC - 4Gb		M	MIN = 260; MAX = 70,200	XX = 70,200 ا			ns	
		RFC - 8Gb		Σ	MIN = 350; $MAX = 70,200$	X = 70,200 ×			ns	
	TC ≤ 85°C				64 (1X)	(X1			ms	36
Maximum REFRESH period	TC >85°C ≤ 105°C				32 (2X)	2X)			ms	36
	TC>105°C≤125°C				24				ms	36
Maximim DEEDESH	TC ≤ 85°C				7.8	8			μs	36
neriod (interval	TC >85°C ≤ 105°C	<sup>t</sup> REFI			3.9				hs	36
לבווסמ/ ווונכן עמו	TC>105°C≤125°C				2.9				hs	36
		SELF REFRESH Timing	Timing							
Exit SELF REFRESH TO commands not requiring a locked DLL	s not requiring a locked DLL	\$X <sub>t</sub>	2	11N = great	MIN = greater of 5CK or <sup>t</sup> RFC + 10ns; MAX = n/a	RFC + 10ns	; MAX = n/	a	CK	
EXIT SELF REFRESH TO commands requiring a locked DLL	Is requiring a locked DLL	TTQSX,		Σ	MIN = <sup>t</sup> DLLK (MIN); MAX = n/a	N); MAX =	n/a		Ä	28
MINIMUM CKE LOW pulse width for SEL REFRESH exit timing	n for SELF REFRESH entry to SELF	¹CKESR		MIN	$MIN = {}^{t}CKE (MIN) + CK; MAX = n/a$	+ CK; MAX	= n/a		CK	
Valid clocks after SELF REFRESH entry or	entry or POWER-DOWN entry	†CKSRE		MIN = gr	MIN = greater of 5CK or 10ns; MAX = n/a	or 10ns; M	AX = n/a		Ä	
Valid clocks before SELF REFRESH exit	Valid clocks before SELF REFRESH exit, POWER-DOWN exit, or RESET exit	<sup>†</sup> CKSRX		MIN = gr	MIN = greater of 5CK or 10ns; MAX = n/a	or 10ns; M	AX = n/a		CK	



### TABLE 47 (SHEET 5 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-15 (1333 Mbs)	-12 (1600 Mbs) -11 (1866 Mbs)	-11 (1866 Mbs)		
P	Darameter	Symbol	MIN MAX	MIN MAX	MIN MAX	Unite	Notes
		POWER-DOWN Timing	ı	ł			
CKE MIN pulse width		tCKE (MIN)	Greater of 3CK or 5.625ns	Greater of 3CK or 5ns	Greater of 3CK or 5ns	CK	
Command pass disable delay		<sup>t</sup> CPDED		MIN = 2; MAX = $n/a$		CK	
POWER-DOWN entry to POWER-DOWN exit timing	-DOWN exit timing	<sup>†</sup> PD	MIM	MIN = tCKE (MIN); MAX = 9 X tref!	X tref!	CK	
Begin POWER-DOWN period prior to CKE registered HIGH	or to CKE registered HIGH	<sup>†</sup> ANPD		WL - 1CK		X	
POWER-DOWN entry period: OD	POWER-DOWN entry period: ODT etiher synchronous or asynchronous	PDE	Greater of tANPD or	Greater of tANPD or tRFC - REFRESH command to CKE LOW time	and to CKE LOW time	CK	
POWER-DOWN exit period: ODT either synch	either synchronous or asynchronous	PDX		<sup>t</sup> ANPD + <sup>t</sup> XPDLL		CK	
	PC	POWER-DOWN Entry MINIMUM Timing	IINIMUM Timing		•		
ACTIVATE command to POWER-DOWN entry	DOWN entry	<sup>t</sup> ACTPDEN	MI	MIN = 1	MIN = 2	CK	
PRECHARGE/PRECHARGE ALL command to POWER-DOWN entry	mmand to POWER-DOWN entry	<sup>t</sup> PRPDEN	IIM	MIN = 1	MIN = 2	CK	
REFRESH command to POWER-DOWN entry	OWN entry	*REFPDEN	IIM	MIN = 1	MIN = 2	S	37
MRS command to POWER-DOWN entry	N entry	*MRSPDEN		MIN = <sup>t</sup> MOD (MIN)		CK	
READ/READ with AUTO PRECHARGE comman	RGE commant to POWER-DOWN entry	<sup>t</sup> RDPDEN		MIN = RL + 4 + 1		Ϋ́	
WRITE Command to POWER-	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRPDEN	MIM	MIN = WL + 4 + <sup>t</sup> WR/ <sup>t</sup> CK (AVG)	VG)	CK	
DOWN entry	BC4MRS	<sup>t</sup> WRPDEN	MIN	$MIN = WL + 2 + {}^{t}WR/{}^{t}CK (AVG)$	VG)	CK	
WRITE with AUTO PRECHARGE command to POWER-DOWN	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRAPDEN		MIN = WL + 4 + WR + 1		CK	
entry	BC4MRS	<sup>t</sup> WRAPDEN		MIN = WL + 2 + WR + 1		CK	
		POWER-DOWN Exit Timing	xit Timing				
DLL on, any valid command, or Di locked	DLL on, any valid command, or DLL off to commands not requiring DLL locked	$dX_{\scriptscriptstyle{1}}$	MIN = Gr	MIN = Greater of 3CK or 6.0ns; MAX = $n/a$	AAX = n/a	CK	
PRECHARGE POWER-DOWN with locked	PRECHARGE POWER-DOWN with DLL off to command requiring DLL locked	*XPDLL	MIN = Gre	MIN = Greater of 10CK or 24ns; MAX = n/a	AAX = n/a	CK	28



### TABLE 47 (SHEET 6 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

		-15 (1333 Mbs)	3 Mbs)	-12 (1600 Mbs)	00 Mbs)	-107 (18	-107 (1866 Mbs)		
		[CWL=1.	[CWL=1.5; 9-9-9]	[CWL=1.25	; 11-11-11]	[CWL=1.25; 11-11-11] [CWL=1.07; 13-13-13]	; 13-13-13]		
Parameter	Symbol	MIN	MAX	NIM	MAX	NIN	MAX	Units	Notes
	ODT Timing	Bu							
RTT synchronous TURN-ON delay	ODTL on			CWL + AL - 2CK	2CK			CK	38
RTT synchronous TURN-OFF delay	ODTL off			CWL + AL - 2CK	2CK			CK	40
RTT TURN-ON from ODTL ON reference	AON t	-250	250	-225	225	-195	195	sd	23,38
RTT TURN-OFF from ODTL OFF reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	0.3	0.7	CK	39,40
Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL OFF)	<sup>†</sup> AONPD			MIN = 2;	MIN = 2; MAX = 8.5			ns	38
Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL OFF)	<sup>t</sup> AOFPD			MIN = 2;	MIN = 2; MAX = 8.5			su	40
ODT HIGH time without WRITE command or with WRITE command and BC8	ODT <sub>H8</sub>			MIN = 6; 1	MIN = 6; MAX = n/a			Ŋ	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODT <sub>H4</sub>			MIN = 4;	MIN = 4; MAX = n/a			Ŋ	
	Dynamic ODT Timing	Timing							
RTT_NOM-to=RTT_WR change skew	ODTL <sub>CNW</sub>			· JW	WL - 2CK			CK	
RTT_WR-to-RTT_NOM change skew - BC4	ODTL <sub>CNW4</sub>			4CK + 0	4CK + ODTL OFF			č	
RTT_WR-to-RTT_NOM change skew - BC8	ODTL <sub>CNW8</sub>			9CK + 0	6CK + ODTL OFF			CK	
RTT dynamic change skew	<sup>†</sup> ADC	0.3	0.7	0.3	2.0	6.0	0.7	CK	39
	WRITE Leveling Timing	Timing							
First DQS, DQS\ RISING edge	⁺WLMRD	40	-	40	-	40	-	CK	
DQS; DQS\ delay	<sup>†</sup> WLDQSEN	25		25	-	52		CK	
WRITE Leveling SETUP from rising CK, CK\ crossing to rising DQS, DQS\ crossing	SJW <sup>†</sup>	195	-	165	-	140	1	sd	
WRITE Leveling HOLD from rising DQS, DQS\ crossing to rising CK, CK\ crossing	нтм₃	195	-	165	-	140		sd	
WRITE Leveling output delay	O1W₁	0	6	0	9.5	0	7.5	ns	
WRITE Leveling output error	<sup>t</sup> WLOE	0	2	0	2	0	2	ns	



#### **NOTES**

- Parameters are applicable with 0°C ≤ TA ≤ +95°C and VDD/VDDQ = + 1.35V ± 0.0675V.
- 2. All voltages are referenced to Vss.
- 3. Output timings are only valid for Ron34 output buffer selection.
- Unit <sup>1</sup>CK (AVG) represents the actual <sup>1</sup>CK (AVG) of the input clock under operation. Unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and IDD tests may use a VIL-to-VIH swing of up to 900mV I the test environment, but input timing is still referenced to VREF (except ¹IS, ¹IH, ¹DS, and ¹DH use the AC/DC trip points and CK, CK\ and DQS, DQS\ use their crossing points). The minimum slew rate for the input signals used to test the device is 1V/ns for single-ended inputs and 2V/ns for differential inputs in the range between VIL (AC) and VIH (AC).
- All timings that use time-based values (ns, µs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (Table 47 uses CK or CK (AVG) interchangeably). In the ambient of non-interger results, all minimum limits are to be rounded up to the nearest whole integer.
- The use of STROBE or DQSDIFF refers to the DQS and DQS\ differential crossing point when DQS is the rising edge. The use of CLOCK or CK refers to the CK and CK\ differential crossing point when CK is the rising edge.
- This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is VDDQ/2 for single-ended signals and the crossing point for differential signals.
- When operating in DLL disable mode, LOGIC Devices, Inc. (LDI) does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20-60kHz with and additional 1% of <sup>1</sup>CK (AVG) as a long-term jitter component; however, the spread-spectrum may not use a clock rate below <sup>1</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of values specified and must of a random Gaussian distribution in nature.
- The period jitter (UITPER) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter (tJITCC) is the amount the clock period can

- deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error (<sup>1</sup>ERRnPER), where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. †DS (base) and †DH (base) values are for a single-ended 1V/ns DQ slew rate and 2V/ns for differential DQS, DQS\ slew rate.
- These parameters are measured from a data signal (DM, DQ0, DQ1 ... DQn and so forth) transition edge to its respective data strobe signal (DQS, DQS\) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to VREF when the slew rate is 1V/ns. These values, with a slew rate of 1V/ns are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JITPER (larger of <sup>t</sup>JITPER (MIN) or <sup>t</sup>JITPER (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>†</sup>ERR10PER (MAX); <sup>†</sup>DQSCK (MIN), <sup>†</sup>LZ (DQS) MAX, <sup>†</sup>LZ (DQ) MAX, and <sup>†</sup>AON (MAX). The parameter <sup>†</sup>RPRE (MIN) is derated by subtracting <sup>†</sup>JITPER (MAX), while <sup>†</sup>RPRE (MAX) is derated by <sup>†</sup>JITPER (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS\) crossing to its respective clock signal (CK, CK\) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present or not.
- The <sup>t</sup>DQSCK DLL\_DIS parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).
- Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- <sup>29.</sup> tIS (base) and tIH (base) values are for a single-ended 1 V/ns control/ command/ address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK\) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present or not. TIs need to be drated (increased) by 50% due to added load to the drivers. An alternative method is to increase driver strength for CTRL, CMO, and ADDR.
- 31. For these parameters, the device supports tnPARAM (nCK) = RU





#### **NOTES CONTINUED**

('PARAM [ns]/ 'CK[AVG][ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support 'nRP (nCK) = RU ('RP)/'CK[AVG]) if all input clock jitter specifications are met. This means for DDR2-800; 6-6-6, of which 'RP = 15ns, the device will support 'nRP = RU ('RP/'CK [AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0+6 are valid even if six clocks are less than 15ns due to input clock jitter.

- During READs and WRITEs with AUTO PRECHARGE, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL.
  - For BC4 (OTF): Rising clock edge four clock cycles after WL.
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL.
- 35. RESET\ should be LOW as soon as power starts to ramp to ensure the outputs are in HIGH-Z Until RESET\ is LOW, the outputs are at risk of driving the bus and could result in excessive current, depending on the bus activity.
- 36. The refresh period is 64ms when TA is less than or equal to 85°C. This equates to an average refresh rate of 7.8124µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When TA is greater than 85°C, the refresh period is 32ms and when

- TA is greater than 105°C, the refresh period is 24ms.
- Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- ODT turn-on time MIN is when the device leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 23.
- 39. Half-clock output parameters must derated by the actual <sup>†</sup>ERR10PER and <sup>†</sup>UITDTY when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>†</sup>ADC (MIN) and <sup>†</sup>AOF(MIN) are each required to be derated by subtracting both tERR10PER (MAX) and <sup>†</sup>UITDTY (MAX). The parameters <sup>†</sup>ADC (MAX) and <sup>†</sup>AOF (MAX) are required to be derated by subtracting both <sup>†</sup>ERR10PER (MAX) and <sup>†</sup>JITDTY (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the SDRAM buffer is in HIGH-Z. The ODT reference load is shown in Figure 24. This output load is used for ODT timings (see Figure 31).
- Pulse width of an input signal is defined as the width between the first crossing of VREF (DC) and the consecutive crossing of VREF(DC).
- 42. Should the clock rate be larger than <sup>t</sup>RFC(MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25MHz) all REFRESH commands should be followed by a PRECHARGE ALL command.



#### COMMAND AND ADDRESS SETUP, HOLD, AND DERATING

The total  ${}^{t}$ IS (setup time) and  ${}^{t}$ IH (hold time) required is calculated by adding the data sheet  ${}^{t}$ IS(base) and  ${}^{t}$ IH (base) values (Tables 48) to the  $\Delta {}^{t}$ IS and  $\Delta {}^{t}$ IH derating values (Tables 49), respectively. Set-up and hold times are based on measurements at the device. Note that address and control pins present the capacitance of multiple die to the system. This capacitance is less than the equivalent number of discrete devices due to the higher level of die integration; however, it must be accounted for when driving these pins. Slew rates on these pins will be slower than pins with only one die load unless measures are made to increase the strength of the signal driver and lower the trace impedance proportionally on signals connecting to multiple internal die.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH(AC)/VIL(AC) (see Figure 14 for input signal requirements). For slew rates which fall between the values listed in Table 49 and Table 50, the derating values may be obtained by linear interpolation.

Setup (IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate for derating value (see Figure 25). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 27).

Hold (IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (IH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 26). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the DC level to the VREF(DC) level is used for the derating value (see Figure 28).

TABLE 48: Co	OMMAND AND ADD	RESS SETUP AND H	OLD VALUES REF	ERENCED AT 1V/N	ıs – AC/
Symbol	DDR3-1333	DDR3-1600	DDR3-1866	UNITS	REFERENCE
tIS(base)AC(160)	80	60	-	ps	VIH(AC)/VIL(AC)
t <sub>IS</sub> (base)AC(135)	205	185	65	ps	VIH(AC)/VIL(AC)
tIH(base)DC(90)	285	130	110	ps	VIH(AC)/VIL(AC)

#### Table 49: Derating Values for tS/tIH - AC160/DC90-Based

Shaded cells indicate slew-rate combinations not supported

$\Delta^{t}$ IS, $\Delta^{t}$ IH Derating (ps) -	AC/DC	-Base	d, AC	175 Th	resho	old; Vı	H(AC)	= VRE	F(DC)	+ 175r	nV, Vı	L(AC)	= VRE	F(DC) -	- 175n	ıV
CMD/ADDR						CK,	CK\ D	ifferer	ntial S	lew Ra	ate					
Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	)V/ns	1.8	8V/ns	1.6	V/ns	1.4\	//ns	1.2V	//ns	1.0\	//ns
Siew Rate Vills	∆tıs	∆tIH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆tıs	∆tIH	∆tıs	∆ <sup>t</sup> IH	∆tıs	∆tIH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆tıs	∆tIH	∆tıs	∆ <sup>t</sup> IH
2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5




TABLE 50: DERATING \	/ALUE	S FO	R tIS/	tIH –	AC1	35/D	C90-E	BASE	D							
Shaded cells indicate slew-rate combination	ons not su	pported														
∆tIS, ∆tIH Derating (ps) - A	AC/DC	-Base	d, AC1	150 Th	ireshc	ıld; Vı	H(AC)	= VREI	F(DC)	+ 150r	nV, Vı	L(AC)	= VRE	F(DC)	- 150n	ηV
CMD/ADDR						CK,	CK\ D	ifferer	ntial S	lew R	ate					
Slew Rate V/ns	4.0V	//ns	3.0\	//ns	2.0	//ns	1.8\	//ns	1.6\	//ns	1.4V	//ns	1.2V	/ns	1.0	V/ns
Siew Rate Vilis														∆tIH		
2.0																
1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5


		DDR3-1333/1600		DDR3-1866
Slew Rate (V/ns)	tVAC at 160mV(ps)	tVAC at 135mV(ps)	tVAC at 135mV(ps)	tVAC at 125mV(ps)
>2.0	70	205	200	205
2.0	53	198	200	205
1.5	47	194	178	184
1.0	35	186	133	143
0.9	31	184	118	129
0.8	26	181	99	111
0.7	20	177	75	n89
0.6	12	171	43	59
0.5	Note 1	164	Note 1	18
<0.5	Note 1	164	Note 1	18

Note 1: Rising input signals shall be equal or greater than Vih(ac) level and falling input singnals shall become equal to or less than Vil(ac)





















#### DATA SETUP, HOLD AND DERATING

The total  ${}^t\!DS$  (setup time) and  ${}^t\!DH$  (hold time) required is calculated by adding the data sheet  ${}^t\!DS$  (base) and  ${}^t\!DH$  (base) values (see Table 52) to the  $\Delta^t\!DS$  and  $\Delta^t\!DH$  derating values (see Table 53), respectively.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH/VIL(AC). For slew rates which fall between the values listed in Table 54, the derating values may be obtained by linear interpolation.

Setup (<sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (<sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate derating value (see Figure 29). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 31).

Hold (<sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (<sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 30). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the "DC-to-VREF(DC) region", is used for the derating value (see Figure 32).

TABLE 52: DA	ATA SETUP AND H	OLD VALUES AT 1V	/ns (DQSx, DQSx	\	C Based
Symbol	DDR3-1333	DDR3-1600	DDR3-1866	UNITS	REFERENCE
<sup>t</sup> DS(base)AC160	-	-	-	ps	VIH(AC)/VIL(AC)
tDS(base)AC135	45	45	70	ps	VIH(AC)/VIL(AC)
t <sub>DS(base)DC100</sub>	-	-		ps	VIH(AC)/VIL(AC)
<sup>t</sup> DS(base)DC100	75	55	75	ps	VIH(AC)/VIL(AC)

#### TABLE 53: DERATING VALUE FOR tDS/tDH - AC160/DC90 - BASED

Shaded cells indicate slew-rate combinations not supported

Chadea cons marcate diew rate combin																
		Δt	DS, ∆t	DH De	erating	y (ps) ·	– AC1	60/D9	0-Bas	ed						
DQ						DQS,	DQS#	Differ	rential	Slew	Rate					
Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0V	/ns	1.8V	/ns	1.6\	//ns	1.4V/	ns	1.2V	/ns	1.0V	//ns
Siew Rate Vills	∆tds	∆ <sup>t</sup> DH	t <sub>DS</sub>	∆ <sup>t</sup> DH	t <sub>DS</sub>	∆ <sup>t</sup> DH	∆tds	∆ <sup>t</sup> DH	∆tDS	$\Delta^{t}DH$	∆tDS	tDH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH
2.0	80	45	80	45	80	45										
1.5	53	30	53	30	53	30	61	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-1	-3	-1	-3	7	5	15	13	23	21				
8.0					-3	-8	5	1	13	9	21	17	29	27		
0.7							-3	-5	11	3	19	11	27	21	35	37
0.6									8	-4	16	4	24	14	32	30
0.5											4	6	12	4	20	20
0.4													-8	-11	0	5




TABLE 54: DERATING	VALUE	E FOR	tDS/	tDH -	- AC	130/D	C10	0 - B <i>i</i>	ASED							
Shaded cells indicate slew-rate combinati	ons not su	ipported														
		ΔtD	OS, A <sup>t</sup> [	OH De	rating	(ps) –	AC13	35/DC1	100-Ba	ised						
DQ Slew						DQS,	DQS#	Diffe	rential	Slew	Rate					
Rate V/ns	.0V/	ns	3.0V	/ns	2.0\	//ns	1.8\	//ns	1.6V	/ns	1.4V	/ns	1.2V	/ns	1.0\	//ns
Nate Vills																
2.0 68 45 68 45 68 45																
1.5	45	30	45	30	45	30	53	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-3	2	-3	10	5	18	13	26	21				
0.8					3	-8	11	1	19	9	27	17	35	27		
0.7							14	-5	22	3	30	11	38	21	46	37
0.6									25	-4	33	4	41	14	49	30
0.5											39	-6	37	4	45	20
0.4													30	-11	38	5


TABLE 55: REQUIRED TIME	tVAC ABOVE VIH(AC) (BELOW VIL[AC]) FO	R A VALID TRANSITION
Slew Rate (V/ns)	tVAC at 135mV(ps) [MIN]	tVAC at 130mV(ps) [MIN]
>2.0	113	95
2.0	113	90
1.5	90	73
1.0	45	30
0.9	30	16
0.8	11	Note 1
0.7	Note 1	-
0.6	Note 1	-
0.5	Note 1	-
<0.5	Note 1	-

Note 1: Rising signal shall become equal or greater that Vih(ac) and falling input shall become equal or less than Vil(ac)





















### **COMMANDS TRUTH TABLE**

TABLE 56:	TRUTI	h Tabli	E - Con	IMAND										
			CI	ΚE										
Function		ymbol	Prev Cycle	Next Cycle	CS\	RAS\	CAS\	WE\	<b>BA</b> [2:0]	An	<b>A</b> 12	<b>A</b> 10	<b>A</b> [11,0:0]	Notes
Mode Register Se	t	MRS	Н	Н	L	L	L	L	BA					
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
SELF REFRESH e	ntry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
SELF REFRESH e	xit	SRX	L	Н	H	V H	V H	V H	V	V	V	V	V	6,7
Single-Bank PRECH	IARGE	PRE	Н	Н	L	L	L	L	BA	V	V	L	V	
PRECHARGE all b	anks	PREA	Н	Н	L	L	L	L	V	V	V	Н	V	
Bank ACTIVATE		ACT	Н	Н	L	L	L	Н	BA				CA	
	BL8MRS BC4MRS	WR	Н	Н	L	Н	Н	L	BA	RFU	V	L	CA	8
WRITE	BC4OTF	WRS4	Н	Н	L	Н	Н	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	Н	L	Н	Н	L	BA	RFU	Н	L	CA	8
	BL8MRS BC4MRS	WRAP	Н	Н	L	Н	Н	L	BA	RFU	V	Н	CA	8
WRITE with AUTO	BC4OTF	WRAPS4	Н	Н	L	Н	Н	L	BA	RFU	L	Н	CA	8
PRECHARGE	BL8OTF	WRAPS8	Н	Н	L	Н	Н	L	BA	RFU	Н	Н	CA	8
	BL8MRS BC4MRS	RD	Н	Н	L	Н	Н	Н	BA	RFU	V	L	CA	8
READ	BC4OTF	RDS4	Н	Н	L	Н	Н	Н	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	Н	Н	BA	RFU	Н	L	CA	8
READ with AUTO	BL8MRS BC4MRS	RDAP	Н	Н	L	Н	Н	Н	BA	RFU	V	Н	CA	8
PRECHARGE	BC4OTF	RDAPS4	Н	Н	L	Н	Н	Н	BA	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	Н	Н	BA	RFU	Н	Н	CA	8
NO OPERATION		NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	9
Device DESELECT	Device DESELECTED		Н	Н	Н	Х	Х	Х	Х	Χ	Х	Х	Х	10
POWER-DOWN entry		PDE	Н	L	H	H V	H V	H V	V	V	V	V	V	6
POWER-DOWN exit		PDX	L	Н	L H	H V	H V	H V	V	V	V	V	V	6,11
ZQ CALIBRATION	LONG	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	12
ZQ CALIBRATION	SHORT	ZQCS	Н	Н	L	Н	Н	L	Х	Х	X	L	Х	

#### NOTES:

- Commands are defined by states of CS\, RAS\, CAS\, WE\, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are devicedensity and configuration-dependent.
- RESET\ is LOW enabled and used only for asynchronous RESET. Thus, RESET\ must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care".
- 6. See Table 57 for additional information on CKE transition.
- SELF REFRESH exit is asynchronous.

- Burst READs or WRITEs cannot be terminated or interrupted, MRS (fixed) and OTF BL/BC are defined in MR0.
- The purpose of the NOP command is to prevent the SDRAM from registering any unwanted commands. A NOP will not terminate and operation that is in execution.
- 10. The DES and NOP commands perform similarly.
- The POWER-DOWN mode does not perform any REFRESH operations
- ZQ CALIBRATION LONG is used for either ZQINT (first ZQCL command during initialization) or ZQOPER (ZQCL command after initialization).



TABLE 57: TRU	TABLE 57: TRUTH TABLE - CKE											
	CF	Œ										
	(n-1)	(n)	(RAS CAS WE CS\)									
Current State <sup>3</sup>	Previous Cycle <sup>4</sup>	Present Cycle <sup>4</sup>	Command <sup>5</sup>	Action <sup>5</sup>	Notes							
POWER-DOWN	L	L	"Don't Care"	Maintain POWER-DOWN	1,2							
	L	Н	DES or NOP	POWER-DOWN exit	1,2							
SELF REFRESH	L	L	"Don't Care"	Maintain SELF REFRESH	1,2							
Bank(s) ACTIVE	Н	Н	DES or NOP	SELF REFRESH exit	1,2							
READING	Н	L	DES or NOP	Active POWER-DOWN entry	1,2							
WRITING	Н	L	DES or NOP	POWER-DOWN entry	1,2							
PRECHARGING	Н	L	DES or NOP	POWER-DOWN entry	1,2							
REFRESHING	Н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2							
All Banks IDLE	Н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2,6							
	Н	L	REFRESH	SELF REFRESH								

#### NOTES:

- All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- <sup>2.</sup> tCKE(MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKE(MIN) + tIH.
- Current state = The state of the SDRAM immediately prior to clock edge
   n.
- CKE (n) is the logic state of CKE at clock edge n, CKE (n-1) was the state of CKE at the previous clock edge.
- COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 56). Action is a result of COM-MAND. ODT does not affect the states described in this table and is not listed.
- Idle state = all banks are closed, no data bursts are in progress, CKE is HIGH and all timings from previous operations are satisfied. All SELF REFRESH exit and POWER-DOWN exit parameters are also satisfied.

### **DESELECT (DES)**

The DES command (CS\HIGH) prevents new commands from being executed by the SDRAM. Operations already in progress are not affected.

### **NO OPERATION (NOP)**

The NOP command (CS\LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

### **ZQ CALIBRATION**

#### **ZQ Calibration LONG (ZQCL)**

The ZQCL command is used to perform the initial calibration during a power-up initialization and reset sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the SDRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the SDRAM I/O, which are reflected as updated RoN and ODT values.

The SDRAM is allowed a timing window defined by either <sup>t</sup>ZQINIT or <sup>t</sup>ZQOPER to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter tZQINIT must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter <sup>t</sup>ZQOPER to be satisfied.

#### **ZQ Calibration SHORT (ZQCS)**

The ZQCS command is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter <sup>I</sup>ZQCS. A ZQCS command can effectively correct a minimum of 0.5% Ron and RTT impedance errors within 64 clock cycles, assuming the maximum sensitivities specified in Table 37 and Table 38.



### **ACTIVATE**

The ACTIVATE command is used to open (or ACTIVATE) a row in a particular bank for a subsequent access. The value on the BA [2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or ACTIVE) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

### **READ**

The READ command is used to initiate a burst READ access to an ACTIVE row. The address provided on inputs A[2:0] selects the starting column address depending on the burst length and burst type selected (see table 60). The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be PRECHARGED at the end of the READ burst. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the MODE REGISTER) when the READ command is issued, determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted. A summary of READ commands is shown in Table 58.

TABLE 58:	TABLE 58: READ COMMAND SUMMARY													
			Ck	Œ										
Function		Symbol	Prev Cycle	Next Cycle	CS/	RAS\	CAS\	WE\	BA[2:0]	An	<b>A</b> 12	<b>A</b> 10	<b>A</b> [11,0:0]	Notes
	BL8MRS BC4MRS	RD	ŀ	+	L	Н	L	Н	BA	RFU	V	L	CA	
READ	BC4OTF	RDS4	ŀ	1	L	Н	L	Н	BA	RFU	L	L	CA	
	BL8OTF	RDS8	ŀ	1	L	Н	L	Н	BA	RFU	Н	L	CA	
	BL8MRS BC4MRS	RDAP	ŀ	1	L	Н	L	Н	BA	RFU	V	Н	CA	
READ with AUTO	BC4OTF	RDAPS4	ŀ	1	L	Н	L	Н	BA	RFU	L	Н	CA	
PRECHARGE	BL8OTF	RDAPS8	ŀ	1	L	Н	L	Н	BA	RFU	Н	Н	CA	

### **WRITE**

The WRITE command is used to initiate a burst WRITE access to an ACTIVE row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether or not AUTO PRECHARGE is used. The value on input A12 (if enabled in the MODE REGISTER [MR]) when the WRITE command is issued, determines whether BC4 (chop) or BL8 is used. The WRITE command summary is shown in Table 62.

TABLE 59:	Table 59: Write Command Summary													
			Ck	Œ										
Function		Symbol	Prev Cycle	Next Cycle	CS/	RAS\	CAS	WE\	<b>BA</b> [2:0]	An	<b>A</b> 12	<b>A</b> 10	<b>A</b> [11,0:0]	Notes
	BL8MRS BC4MRS	WR	F	I	L	Н	L	L	BA	RFU	V	L	CA	
WRITE	BC4OTF	WRS4	H	l	L	Н	L	L	BA	RFU	L	L	CA	
	BL8OTF	WRS8	F	I	L	Н	L	L	BA	RFU	Н	L	CA	
	BL8MRS BC4MRS	WRAP	H	l	L	Н	L	L	BA	RFU	V	Н	CA	
WRITE with AUTO	BC4OTF	WRAPS4	F	I	L	Н	L	L	BA	RFU	L	Н	CA	
PRECHARGE	BL8OTF	WRAPS8	F	I	L	Н	L	L	ВА	RFU	Н	Н	CA	




### **PRECHARGE**

The PRECHARGE command is used to DEACTIVATE the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access at a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent AUTO PRECHARGE. A READ or WRITE command to a different bank is allowed during concurrent AUTO PRECHARGE as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is recharged. Inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the PRECHARGE period is determined by the last PRECHARGE command issued to the bank.

### **REFRESH**

REFRESH is used during normal operation of the SDRAM and is analogous to CAS\-before RAS\ (CBR) refresh or AUTO REFRESH. This command is non-persistent, so it must be issued each time a REFRESH is required. The addressing is generated by the internal REFRESH command. The SDRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when Ta≤85°C or 3.9µs MAX when Ta≤95°C). The REFRESH period begins when the REFRESH command is registered and ends <sup>t</sup>RFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute REFRESH interval is provided. A maximum of eight REFRESH commands can be posted to any given SDRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. SELF REFRESH may be entered with up to eight REFRESH commands being posted. After exiting SELF REFRESH (when entered with posted REFRESH commands) additional posting of REFRESH commands is allowed to the extent the maximum number of cumulative posted REFRESH commands (both pre and post SELF REFRESH) does not exceed eight REFRESH commands.



STACKED Technologies Incorporated





### **SELF REFRESH**

The SELF REFRESH command is used to retain data in the DRAMs, even if the rest of the system is powered down. When in the SELF REFRESH mode, the SDRAM retains data without external clocking. The SELF REFRESH mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode under certain conditions:

- Vss< VREFDQ< VDD is maintained</li>
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit time requirements are met.

### **DLL DISABLE MODE**

If the DLL is disabled by the MODE REGISTER (MR1[0] can be switched during initialization or later), the SDRAM is targeted, but not guaranteed to operate similarly to the NORMAL mode with a few notable exceptions:


- The SDRAM supports only one value of CAS latency (CL=6) and one value of CAS WRITE latency (CWL=6).
- DLL DISABLE mode affects the READ data clock-to-data strobe relationship (¹DQSCK), but not the READ data-to-data strobe relationship (¹DQSQ, ¹QH). Special attention is needed to line the READ data up with the controller time domain when the DLL is disabled.
- In NORMAL operation (DLL on), <sup>1</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL DISABLE mode, <sup>1</sup>DQSCK starts AL = CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of <sup>1</sup>DQSCK could be larger than <sup>1</sup>CK.

The ODT feature is not supported during DLL DISABLE mode (including dynamic ODT). The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT\_NORM MR1[9,6,2] and RTT\_WR MR2[10,9] to "0" while in DLL DISABLE mode.

Specific steps must be followed to switch between the DLL enable and DLL DISABLE modes due to a gap in the allowed clock rates between the two modes (tCK[AVG]MAX and tCK[DLL DISABLE] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during SELF REFRESH mode. Thus, the required procedure for switching from the DLL ENABLE to DLL DISABLE mode is to change frequency curing self refresh (see Figure 34):

- 1. Starting from the IDLE state (all banks are PRECHARGED, all timings are fulfilled, ODT is turned off, and RTT\_NOM and RTT\_WR are HIGH-Z), set MR1[0] to "1" to DISABLE the DLL.
- Enter SELF REFRESH mode after tMOD has been satisfied.
- 3. After tCKSRE is satisfied, change the frequency to the desired clock rate.
- 4. SELF REFRESH may be exited when the clock is stabled with the new frequency for <sup>t</sup>CKSRX.
- 5. The SDRAM will be ready for its next command in the DLL DISABLE mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. A ZQCL command should be issued with appropriate timing met as well.






A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 44 on page 101).

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT\_NOM and RTT\_WR are High-Z), enter self refresh mode.
- 2. After <sup>t</sup>CKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for <sup>t</sup>CKSRX. After <sup>t</sup>XS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to "0" to enable the DLL. Wait <sup>t</sup>MRD, then set MR0[8] to "1" to enable DLL RESET.
- 4. After another <sup>t</sup>MRD delay is satisfied, then update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of <sup>t</sup>DLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met as well.






The clock frequency range for the DLL disable mode is specified by the parameter <sup>t</sup>CKDLL\_DIS. Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (tDQSCK) but not the data strobe to data relationship (tDQSQ, tQH). Special attention is needed to the controller time domain.

Compared to the DLL on mode where <sup>t</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode <sup>t</sup>DQSCK starts AL + CL - 1 cycles after the READ command (see Figure 45 on page 102).

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.






### INPUT CLOCK FREQUENCY CHANGE

When the DRAMs are initialized, it requires the clock to be stable during most NORMAL states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate except what is allowed for by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: SELF REFRESH mode and PRECHARGE power-down mode. Outside of these two modes, it is illegal to change the clock frequency. For the SELF REFRESH mode condition, when the DRAMs have been successfully placed into SELF REFRESH mode and <sup>t</sup>CKSRE has been satisfied, the state of the clock becomes a "Don't Care". When the clock becomes a "Don't Care", changing the clock frequency is permissible, provided the new clock frequency is stable prior to <sup>t</sup>CKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the SELF REFRESH entry and exit specifications must still be met.

The PRECHARGE power-down mode condition is when the DDR3 SDRAM is in PRECHARGE power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT\_NOM and RTT\_WR must be disabled via MR1 and MR2. This ensures RTT\_NOM and RTT\_WR are in an off state prior to entering PRECHARGE power-down mode while maintaining CKE at a logic LOW. A minimum of <sup>t</sup>CKSRE must occur after CKE goes LOW before the clock frequency can change. The DRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed/temperature grade (<sup>t</sup>CK [AVG] MIN to <sup>t</sup>CK [AVG] MAX) device. During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the SDRAM, <sup>t</sup>CKSRX before PRECHARGE power-down may be exited. After PRECHARGE power-down is exited and <sup>t</sup>XP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT\_NOM and RTT\_WR must remain in an off state. After the DLL lock time, the SDRAM is ready to operate with a new clock frequency (period). This process is depicted in Figure 37.





#### NOTES:


- Applicable for both slow-exit and fast-exit precharge power-down modes. 1
- <sup>t</sup>AOFPD and <sup>t</sup>AOF must be satisfied and outputs High-Z prior to T1 (see "On-Die Termination (ODT)" on page 162 for exact requirements).
- If the RTT\_NOM feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW ensuring RTT is in an off state. If the RTT NOM feature was disabled in the mode register prior to entering precharge power-down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.



## WRITE LEVELING

For better signal integrity, memory sub-system designs have adopted use of fly-by topology for the commands, addresses, control signals and clocks. WRITE leveling is a scheme for the memory controller to de-skew the DQSx strobe (DQSx, DQSx\) to CK relationship at the DRAMs with a simple feedback feature provided it by the DRAMs. WRITE leveling is generally used as part of the initialization process, if required. For NORMAL DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQs function as outputs (to report the stat of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the WRITE leveling procedure must have adjustable delay setting on its DQS strobe to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from "0" to "1" is detected. The DQS delay established through this procedure helps ensure ¹DQSS, ¹DSS, and ¹DSH specifications in systems that use fly by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 38.







### WRITE LEVELING

When WRITE leveling is enabled, the rising edge of DQS samples CK and the rime DQ outputs the sampled CK's status. The prime DQ for each of the (4) words contained in the HiMOD is DQ0 for the low byte, DQ8 for the high byte. It outputs the status of CK sampled by DQSx and DQSx. All other DQs (DQ[7:1], DQ[15:9] for the low word, DQ[23:17],DQ[31:25] for the high word continue to drive LOW. Two prime DQ on each of the (2) words contained in the module allow each byte lane to be leveled independently.

#### WRITE LEVELING PROCEDURE


A memory controller initiates the WRITE Leveling mode by setting the MR1[7] to a "1", assuming the other programmable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the WRITE Leveling mode going from a "HIGH-Z" state to an undefined driving state so the DQ bus should not be driven. During WRITE Leveling mode, only the NOP and DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to a "1". The memory controller may assert ODT after a 'MOD delay as the DRAM will be ready to process the ODTL on delay (WL-2\(^1\)CK), provided it does not violate the aforementioned \(^1\)MOD delay requirement.

The memory controller may drive DQSx LOW and DQSx\ HIGH after tWLDQSEN has been satisfied. The controller may begin to toggle DQSx, after tWLMRD (one DQSs toggle is DQSs transitioning from a LOW state to a HIGH state with DQSx\ transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTL on and tAON must be satisfied at least one clock prior to DQS toggling.

After twLMRD and DQS LOW preamble (twPRE) have been satisfied, the memory controller may provide either a single DQSx toggle or multiple DQSx toggles to sample CK for a given DQSx to CK skew. Each DQS toggle must not violate tDQSL (MIN) and tDQSH (MIN) specifications. tDQSL (MAX) and tDQSH (MAX) specifications are not applicable during WRITE leveling mode. The DQSx must be able to distinguish the CK's rising edge within tWLS and tWLH. The prime DQ will output the CK's status asynchronously from the associated DQSx rising edge CK capture within tWLO. The remaining DQs that always drive LOW when DQS is toggling must be LOW within tWLOE after the first tWLO is satisfied (the prime DQs going LOW). As previously noted, DQSx is an input and not an output during this process. Figure 39 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will likely sample each applicable prime DQ state and determine whether to increment or decrement it DQS delay setting. After the memory controller performs enough DQSx toggles to detect the CK's "0-1" transition, the memory controller should lock the DQS delay setting for the module. After locking the DQS setting, leveling for the rank will have been achieved, and the WRITE leveling mode for the rank should be disabled or reprogrammed (if WRITE leveling of another rank follows).






#### WRITE LEVELING EXIT MODE

After the module has been WRITE leveled, the controller must exit from WRITE Leveling mode before the NORMAL mode can be used. Figure 40 depicts a general procedure in exiting WRITE Leveling. After the last rising DQS (capturing a "1" at T0), the memory controller should stop driving the DQS signals after tWLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at – Tb0). The DQ balls become undefined when DQS no longer remains LOW and they remain undefined until tMOD after the MRS command (at Te1).

The ODT input should be deasserted LOW such that ODTL off (MIN) expires after the DQSx is no longer driving LOW. When ODT LOW satisfies <sup>1</sup>IS, ODT must be kept LOW (at -Tb0) until the DRAMs are ready for either another rank to be leveled or until the NORMAL mode can be used. After DQS termination is switched off, WRITE level mode should be disabled via the MRS command (at Ta2). After <sup>1</sup>MOD is satisfied (at Te1), any valid command may be registered by the DRAMs. Some MRS commands may be issued after <sup>1</sup>MRD (at Td1).







### **OPERATIONS**

#### Initialization

The following sequence is required for power up and initialization, as shown in Figure 41.

1. Apply power. RESET\ is recommended to be below 0.2 x VDDQ during power ramp to ensure the outputs remain disabled (HIGH-Z) and ODT off (RTT is also HIGH-Z). All other inputs, including ODT may be undefined.

During power up, either of the following conditions may exist and must be met:


#### · Condition A:

- VDD and VDDQ are driven from a single power source and are ramped with a maximum delta voltage between them of ∆V≤300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than VDD, VDDQ, Vss and VssQ must be less than or equal to VDDQ and VDD on one side and must be greater than or equal to VSsQ and Vss on the other side.
- Both VDD and VDDQ power supplies ramp to VDD (MIN) and VDDQ (MIN) within tVDDPR=200ms.
- Both VDD and VDDQ power supplies ramp to VDD (MIN) and VDDQ (MIN) within tVDDPR=200ms.
- VREFDQ tracks VDD x 0.5, VREFCA tracks VDD x 0.5.
- VTT is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, tVTD should be greater than or equal to zero to avoid device latchup.

#### Condition B:

- VDD may be applied before or at the same time as VDDQ.
- VDDQ may be applied before or at the same time as VTT, VREFDQ and VREFCA.
- No slope reversals are allowed in the power supply ramp for this condition.
- Until stable power, maintain RESET\ LOW to ensure the outputs remain disabled (HIGH-Z). After the power is stable, RESET\ must be
  LOW for at least 200µs to begin the initialization process. ODT will remain in the HIGH-Z state while RESET\ is LOW and until CKE is
  registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET\ transitioning HIGH.
- 4. After RESET\ transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After this CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least tIS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- After CKE is registered HIGH and after <sup>t</sup>XPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- Issue and MRS command to MR0 with the applicable settings, including a DLL RESET command. <sup>†</sup>DLLK (512) cycles of clock input are required to lock the DLL.
- Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to NORMAL operation. <sup>1</sup>ZQINIT must be satisfied.
- 11. When <sup>t</sup>DLLK and <sup>t</sup>ZQINIT have been satisfied, the DRAMs will be ready for normal operation.








### **MODE REGISTERS**

Mode registers (MR0-MR3) are used to define various modes of programmable operation of the DRAMs. A mode register is programmed via the MODE REGISTER SET (MRS) command during initialization and it retains the stored information (except for MR0[8] which is self-clearing) until it is either reprogrammed, RESET\ goes LOW, or until the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. If the user chooses to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.


The MRS command can only be issued (or re-issued) when all banks are idle and in the PRECHARGED state (tRP is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: tMRD and tMOD.

The controller must wait <sup>t</sup>MRD before initiating any subsequent MRS commands (see Figure 42).



The controller must also wait <sup>t</sup>MOD before initiating any nonMRS commands (excluding NOP and DES), as shown in Figure 52 on page 112. The DRAM requires <sup>t</sup>MOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until <sup>t</sup>MOD has been satisfied, the updated features are to be assumed unavailable.





### **MODE REGISTER 0 (MR0)**

The base register, MR0 is used to define various DDR3 iMOD modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, WRITE recovery and PRECHARGE power-down mode, as shown in Figure 44.



### **MODE REGISTER 0 (MR0)**

#### **BURST TYPE**

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3], as shown in Figure 44. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 60. DDR3 standards only support 4-bit burst chop and 8-bit burst access modes. Full interleaved address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.

#### **BURST LENGTH**

Burst length is defined by MR0[1:0] (see Figure 44). READ and WRITE accesses to the module are burst-oriented, with the burst length being programmable to "4" (chop mode). "8" (fixed burst), or selectable using A12 during a READ/WRITE command (on the fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to "01" during a READ/WRITE command, if A12=0, then BC4 (chop) mode is selected. If A12=1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to "4" and by A[i:3] when the burst length is set to "8" (where Ai is the most significant column address bit for a given starting location within the block. The programmed burst length applies to both READ and WRITE bursts.






TABLE 60:	BURST ORDER				
		Starting Column	Burst Type	e (Decimal)	
Burst Length	Read/Write	Address (A[2,1,0])	Type = Sequential	Type = Interleaved	Notes
		0 0 0	0,1,2,3,Z,Z,Z,Z	0,1,2,3,Z,Z,Z,Z	1,2
		0 0 1	1,2,3,0,Z,Z,Z,Z	1,0,3,2,Z,Z,Z,Z	1,2
		0 1 0	2,3,0,1,Z,Z,Z,Z	2,3,0,1,Z,Z,Z,Z	1,2
		0 1 1	3,0,1,2,Z,Z,Z,Z	3,2,1,0,Z,Z,Z,Z	1,2
4 CHOP	READ	100	4,5,6,7,Z,Z,Z,Z	4,5,6,7,Z,Z,Z,Z	1,2
		101	5,6,7,4,Z,Z,Z,Z	5,4,7,6,Z,Z,Z,Z	1,2
		110	6,7,4,5,Z,Z,Z,Z	6,7,4,5,Z,Z,Z,Z	1,2
		111	7,4,5,6,Z,Z,Z,Z	7,6,5,4,Z,Z,Z,Z	1,2
		0 V V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,3,4
	WRITE	1 V V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,3,4
		000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1
		0 0 1	1,2.3,0,5,6,7,4	1,0,3,2,5,4,7,6	1
		0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	1
8	READ	0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	1
		100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	1
		101	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	1
		110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	1
		111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	1
	WRITE	VVV	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1,3

#### NOTES:

- Internal READ and WRITE operations start at the same point in time for 2.
   BC4 as they do for BL8.
  - Z = Data and Strobe output drivers in tri-state.
  - 3. X="Don't Care"

### **DLL RESET**

DLL RESET is defined by MR0[8] (see Figure 44). Programming MR0[8] to "1" activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of "0" after the DLL RESET function has been initiated.

Anytime the DLL RESET function has been initiated, CKE must be HIGH and the clock held stable for 512 (\footnote{1}DLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications such as \footnote{1}DQSCK timings.

### **WRITE RECOVERY**

WRITE RECOVERY time is defined by MR0[11:9] (see Figure 44). WRITE RECOVERY values of 5,6,7,8,10 or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of WRITE RECOVERY and is calculated by dividing twR (ns) by tCK (ns) and rounding up a non-integer value to the next integer: WR (cycles)=roundup (twR[ns]/tCK [ns]).




### PRECHARGE POWER-DOWN (PRECHARGE

The PRECHARGE PD bit applies only when PRECHARGE power-down mode is being used. When MR0[12] is set to "0", the DLL is off during PRECHARGE power-down providing a lower standby current mode; however, <sup>t</sup>XPDLL must be satisfied when exiting. When MR0[12] is set to "1", the DLL continues to run during PRECHARGE power-down mode to enable a faster exit of PRECHARGE power-down mode; however, <sup>t</sup>XP must be satisfied when exiting (see Power-Down mode on Page 134).

### CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 44. CAS latency is the delay, as measured in clock cycles, between the internal READ command and the availability of the first bit of valid output data. The CL can be set to 5,6, 8, or 10. DDR3 SDRAM iMODs do not support half-clock latencies.

Examples of CL=6 and CL=8 are shown in Figure 45 (below). If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 46 indicates the CLs supported at available operating frequencies.






### **MODE REGISTER 1 (MR1)**

The MODE REGISTER 1 (MR1) controls additional functions and features not available in the other mode registers; Q OFF (OUTPUT DISABLE), DLL ENABLE/DLL DISABLE, RTT\_NOM value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 46 below. The MR1 register is programmed via the MR5 command and retains the stored information until it is reprogrammed, until RESET\ goes LOW (true), or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided the operation is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.







### **DLL ENABLE/DLL DISABLE**

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 46 (previous page). The DLL must be enabled for NORMAL operation. DLL ENABLE is required during power-up initialization and upon returning to NORMAL operation after having DISABLED the DLL for the purpose of debugging or evaluation. ENABLING the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering SELF REFRESH mode, the DLL is automatically DISABLED when entering SELF REFRESH operation and is automatically RE-ENABLED and RESET upon exit of SELF REFRESH. If the DLL is DISABLED prior to entering SELF REFRESH, the DLL remains DISABLED even upon exit of the SELF REFRESH operation until it has been RE-ENABLED and RESET.

The DRAMs are not tested, for compliance with NORMAL mode timings or functionality when the DLL is disabled. An attempt has been made for the DRAMs to operate in the NORMAL mode whenever possible when the DLL is disabled; however, by industry standards, the following exceptions have been observed, defined and listed:

- 1. ODT is NOT ALLOWED to be used
- 2. The OUTPUT DATA is no longer edge-aligned to the clock
- 3. CL and CWL can only be six clocks

When the DLL is DISABLED, timing and functionality can vary from the NORMAL operational specifications when the DLL is enabled. DISABLING the DLL also implies the need to change the clock frequency.

#### **OUTPUT DRIVE STRENGTH**

The module uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5:1], RZQ/7 (34 $\Omega$  [NOM]) is the primary output driver impedance setting for the device. To calibrate the output driver impedance, and external precision resistor (RZQ) is connected between the ZQ ball and VssQ. The value of the resistor is 240 $\Omega$ ±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation and all data sheet timings and current specifications are met during an update.

To meet the  $34\Omega$  specification, the output drive strength must be set to  $34\Omega$  during initialization. To obtain a calibrated output driver impedance after power-up, the DRAMs need a calibration command that is part of the initialization and reset procedure.

## **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 46. When enabled (MR1[12]=0), all outputs (DQx, DQSx, DQSx\) are tri-stated. The output DISABLE feature is intended to be used during IDD characterization of the READ current and during <sup>t</sup>DQSS margining (WRITE LEVELING) only.

## **ON-DIE TERMINATION (ODT)**

ODT resistance RTT\_NOM is defined by MR1[9,6,2] (see Figure 46). The RTT termination value applies to the DQx, DMx, DQSx and DQSx). The architecture supports multiple RTT termination values based on RZQ/n where n can be 3,4,6,8 or 12 and RZQ is  $240\Omega.$ 

ODT must be turned off prior to READING data out and must remain off during READ burst. RTT\_NOM termination is allowed any time after the DRAMs are initialized, calibrated, and not performing READ accesses, or in SELF REFRESH mode. Additionally, WRITE accesses with dynamic ODT enabled (RTT\_WR) temporarily replaces RTT\_NOM with RTT\_WR.

The actual effective termination, RTT\_EFF, may be different from the RTT targeted value due to non-linearity of the termination. For RTT\_EFF values and calculations, see the ON-DIE TERMINATION (ODT) description later in this DS.

The ODT feature is designed to improve signal integrity of the memory device by enabling the module controller to independently turn ON/OFF ODT for any or all devices in the end designs array. The ODT input control pin is used to determine when RTT is turned on (ODTLon) and off (ODTLoff), assuming ODT has been ENABLED via MR1[9,6,2].

Timings for ODT are detailed in the "ON-DIE Termination (ODT)" description later in this DS.

### **WRITE LEVELING**

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 46, WRITE LEVELING is used (during initialization) to de-skew the DQSx strobe to clock offset as a result of fly-by topology designs. For better signal integrity, some end use designs have adopted fly-by topology for the commands, addresses, control signals and clocks.


The fly-by topology benefits from a reduced number of stubs and their lengths, however, fly-by topology induces flight time skew between the clock and DQSx strobe (and DQx) at each DRAM in the array. Controllers will have a difficult time maintaining <sup>t</sup>DQSS, <sup>t</sup>DSS and <sup>t</sup>DSH specifications without supporting WRITE LEVELING in systems which use fly-by topology based designs. WRITE LEVELING timing and detailed operation information is provided in "WRITE LEVELING.



### **POSTED CAS ADDITIVE LATENCY (AL)**

AL is supported to make the command and data bus efficient for sustainable bandwidths. MR1[4,3] define the value of AL (see Figure 46). MR1[4,3] enables the user to program the DRAMs with an AL=0, CL-1, or CL-2.

With this feature, a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to  $^{t}RCD(MIN)$ . The only restriction is ACTIVATE to READ or WRITE + AL  $\geq$   $^{t}RCD(MIN)$  must be satisfied. Assuming  $^{t}RCD(MIN) = CL$ , a typical application using this feature, sets AL=CL -  $^{t}CK = ^{t}RCD(MIN-1)^{t}CK$ . The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM iMOD device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL=AL+CL, WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL=AL + CWL (see "MODE REGISTER 2 (MR2))". Examples of READ and WRITE latencies are shown in Figure 47 and Figure 49.





### **MODE REGISTER 2 (MR2)**

The MODE REGISTER 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT) and DYNAMIC ODT (RTT\_WR). These functions are controlled via the bits shown in Figure 48. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided that the operation has been performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait for the specified time <sup>1</sup>MRD and <sup>1</sup>MOD before initiating a subsequent operation.


The temperature-compensated self refresh (TCSR) feature substantially reduces the self refresh current (IDD6). TCSR takes affect when  $T_c$  is less than 45°C and the auto self refresh (ASR) function is enabled. ASR is required to use the TCSR feature and is enabled manually via mode register 2 (MR2[6]). See Mode Register 2 (MR2) Definition below.

Enabling ASR also automatically changes the DRAM self refresh rate from 1x to 2x when the case temperature exceeds 85°C. This allows the user to operate the DRAMs beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

When ASR is disabled and  $T_c$  is 0°C to 85°C, the self refresh mode's refresh rate is assumed to be at the normal rate (sometimes referred to as 1x refresh rate). Also, if ASR is disabled and  $T_c$  is 85°C to 95°C, the user must select the SRT extended-temperature self refresh rate (sometimes referred to as 2x refresh rate). SRT is selected via mode register 2 (MR2 [7]) register. See Mode Register 2 (MR2) Definition below.

SPD settings should always support 05h (101 binary) in Byte 31.


Mode register 2 (MR2) controls additional functions and features not available in the other mode registers. The auto self refresh (ASR) function is of particular interest because the DRAMs go into TCSR mode when ASR has been enabled. This function is controlled via the bits shown in the figure below.





### **CAS WRITE LATENCY (CWL)**

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal WRITE to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 48). The overall WRITE LATENCY (WL) is equal to CWL + AL (see Figure 46).



### **AUTO SELF REFRESH (ASR)**

Mode register MR2[6] is used to DISABLE/ENABLE the ASR function.

When ASR is DISABLED, the SELF REFRESH mode's REFRESH rate is assumed to be at the normal 85°C limit (commonly referred to as the 1X REFRESH rate). In the DISABLED mode, ASR requires the user to ensure the SDRAM never exceeds a TA of 85°C while in SELF REFRESH unless the user enables the SRT feature listed below, supporting an elevated temp up to +95°C while in SELF REFRESH.

The standard SELF REFRESH current test specifies test conditions to normal ambient temperature (85°C) only, meaning if ASR is enabled, the standard SELF REFRESH current specification does not apply (see the "EXTENDED TEMPERATURE USAGE" description later in this DS).

## **SELF REFRESH TEMPERATURE (SRT)**

Mode register MR2[7] is used to DISABLE/ENABLE the SRT function. When SRT is Disabled, the SELF REFRESH mode's refresh rate is assumed to be at the normal 85°C limit. In the DISABLED mode, SRT requires the user to ensure the temperature never exceeds the TA limit of 85°C while in SELF REFRESH mode unless the user enables ASR.

When SRT is enabled, SELF REFRESH is changed internally from 1X to 2X, regardless of the ambient temperature (TA). This enables the user to operate the DRAMs beyond the standard 85°C limit up to the optional

extended temperature range of +95°C while in SELF REFRESH mode. The standard SELF REFRESH current test specifies test conditions to normal ambient temperature (85°C) only, meaning if SRT is enabled, the standard SELF REFRESH current specifications do not apply.

### SRT vs. ASR

If the normal ambient temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be DISABLED throughout operation. If the extended temperature option is used, the user is required to provide a 2X refresh rate during (manual) refresh for Extended temp devices or 3X refresh rate for Mil-temp devices. SRT and ASR should be enabled for automatic REFRESH services on all devices used in temperature environments ≤95°C

SRT forces the DRAMs to switch the internal SELF REFRESH rate from 1X to 2X. SELF REFRESH is performed at 2X regardless of TA.

ASR automatically switches the DRAMs internal SELF REFRESH rate from 1X to 2X, however, while in SELF REFRESH mode, ASR enables the REFRESH rate automatically adjust between 1X and 2X REFRESH rate over the supported temperature range. One other disadvantage with ASR is the DRAMs cannot always switch from a 1X to a 2X refresh rate at an exact ambient Temperature of 85°C. Although the DRAMs will support data integrity when it switches from a 1X to 2X rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary at one instant in time, SRT and ASR cannot be simultaneously enabled.



### **DYNAMIC ODT**


The dynamic ODT (RTT\_WR) feature is defined by MR2[10,9]. Dynamic ODT is enabled when a value is selected. This enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination "on-the-fly".

With dynamic ODT (RTT\_WR) when beginning a WRITE burst and subsequently switches back to ODT (RTT\_WR) is enabled: ODTLCNW, ODTLCNW4, ODTLCNW\* ODTH4, ODTH4, ODTH4, ODTH4, ODTH6, ODTH6,

Dynamic ODT is only applicable during WRITE cycles, If ODT (RTT\_NOM) is disabled, dynamic ODT (RTT\_WR) is still permitted. RTT\_NOM and RTT\_WR can be used independent of one another. Dynamic ODT is not available during WRITE LEVELING mode, regardless of the state of ODT (RTT\_NOM). For details on ODT operation, refer to the "On-Die-Termination (ODT)" section.

### **MODE REGISTER (MR3)**

The mode register 3 (MR3) controls additional functions and features not available via MR0, MR1 or MR2. Currently defined as the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 50. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided the programming of the MR3 has been performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait the specified time <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.






### **MULTIPURPOSE REGISTER (MPR)**

The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 51.

If MR3[2] is a "0", then the MPR access is disabled and the DRAMs operate in normal mode. However, if MR3[2] is a "1", then the DRAMs no longer outputs normal read data but outputs MPR data as defined by MR3[0,1]. If MR3[0,1] is equal to "00", then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3 and MR3[2]=1 (see Table 61). Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and <sup>t</sup>RP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued is defined by MR3[1:0]when MPR is enabled (see Table 62). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2]=0). POWER-DOWN, SELF REFRESH and any other NON READ or RDAP command is not allowed. The RESET function is supported during MPR enable mode.

### FIGURE 51 - MULTIPURPOSE REGISTER (MPR) BLOCK DIAGRAM



#### NOTES:

- 1. A predefined data pattern can be read out of the MPR with an external READ command.
- MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.



TABLE 61: BURST ORDER								
MR3[2] MPR	MR3[1:0] MPR READ Function	Function						
0	"Don't Care"	Normal Operation, no MPR transaction. All subsequent READs come from the SDRAM memory array. All subsequent WRITEs go to the SDRAM memory array.						
1	A[1:0] (See Table 67)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and 2.						

### MPR FUNCTIONAL DESCRIPTION

The MPR JEDEC definition allows for either a prime DQ0 for lower byte and DQ8 for the upper byte of each of the (2) words contained in the HiMOD, to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable. This providing the DLL is locked as required.

MPR addressing for a valid MPR READ is as follows:

- A[1:0] must be set to "00" as the burst order is fixed per nibble
- · A2 selects the burst order
  - BL8, A2 is set to "0", and the burst order is fixed to 0,1,2,3,4,5,6,7
- For burst chop 4 cases, the burst order is switched on the nibble base and:
  - A2=0: burst order =0,1,2,3
  - A2=1: burst order =4,5,6,7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- · A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- · A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"



## MPR REGISTER ADDRESS DEFINITIONS and BURSTING ORDER


The MPR currently supports a single data format. This data format is a predefined READ pattern for system calibration. The predefined pattern is always a repeating 0-1 bit pattern.

Examples of the different type of predefined READ pattern bursts are shown in Figures 52, 53, and 54.

TABLE 62: BURST ORDER									
MR3[2]	MR3[1:0]	Function	Burst Read Length	A[2:0]	Burst Order and Data Pattern				
1	00	READ predefined pattern for	BL8	000	Burst Order: 0,1,2,3,4,5,6,7				
		system calibration			Predefined pattern: 0,1,0,1,0,1,0,1				
			BC4	000	Burst Order: 0,1,2,3				
					Predefined pattern: 0,1,0,1				
			BC4	100	Burst Order: 4,5,6,7				
					Predefined pattern: 0,1,0,1				
1	01	RFU	n/a	n/a	n/a				
			n/a	n/a	n/a				
			n/a	n/a	n/a				
1	10	RFU	n/a	n/a	n/a				
			n/a	n/a	n/a				
			n/a	n/a	n/a				
1	11	RFU	n/a	n/a	n/a				
			n/a	n/a	n/a				
			n/a	n/a	n/a				



# Figure 52 - MPR System Read Calibration with BL8: Fixed Burst Order Single Readout




<del>1.</del> ∨

READ with BL8 either by MRS or OTF. Memory controller must drive 0 on A[2:0].




## Figure 53 - MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout



s: 1. READ with BL8 either by MRS or OTF. 2. Memory controller must drive 0 on A[2:0].




## Figure 54 - MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble





### Figure 55 - MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble





#### MPR READ PREDEFINED PATTERN

The predetermined READ calibration pattern is a fixed pattern of 0,1,0,1,0,1,0,1. The following is an example of using the READ out predetermined READ calibration pattern. The example is to perform multiple READS from the MULTIPURPOSE REGISTER (MPR) in order to do system level READ timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the READ calibration:

- · Precharge all banks
- After <sup>t</sup>RP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0]=00. This redirects all subsequent READs and Loads the predefined pattern into the MPR. As soon as <sup>t</sup>MRD and <sup>t</sup>MOD are satisfied, the MPR is available.
- Data WRITE operations are not allowed until the MPR returns to the normal SDRAM state
- Issue a READ with burst order information (all other address pins are "Don't Care"):
  - A[1:0] = 00 (data burst order is fixed starting at nibble)
  - A2 = 0 (for BL8, burst order is fixed as 0,1,2,3,4,5,6,7)
  - A12 = 1 (use BL8)
- After RL = AL + CL, the SDRAM bursts out the predefined READ calibration pattern (0,1,0,1,0,1,0,1)
- The memory controller repeats the calibration READs until READ data capture at the memory controller is optimized
- After the last MPR READ burst and after <sup>t</sup>MPRR has been satisfied, issue MRS, MR3[2] = 0 and MR3[1:0] = "Don't Care" to the normal SDRAM state. All subsequent READ and WRITE accesses will be regular READS and WRITES from/to the SDRAM array
- When <sup>1</sup>MRD and <sup>1</sup>MOD are satisfied from the last MRS, the regular SDRAM commands (such as ACTIVATE a Memory bank for regular READ or WRITE access) are permitted

### **MODE REGISTER SET (MRS)**

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determines which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0. BA1 = 0. BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (the is satisfied and no data bursts are in progress). The controller must wait the specified time the image is a subsequent operation such as an ACTIVATE command. There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by the image is the image is a many three in the image is a many three

### **ZQ CALIBRATION**


The ZQ CALIBRATION command is used to calibrate the DRAM output drivers (RON) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated 240Ω (±1%) external resistor is connected from the SDRAM's ZQ ball to VssQ.

The DRAMs need a longer time to calibrate Ron and ODT at power up INITIALIZATION and SELF REFRESH exit and a relatively shorter time to perform periodic calibrations. DDR3 Standards define two ZQ CALIBRATION commands: ZQ CALIBRATION LONG (ZQCL) and ZQ CALIBRATION SHORT (ZQCS). An example of ZQ CALIBRATION timing is shown in Figure 56.

All banks must be PRECHARGED and <sup>t</sup>RP must be met before ZQCL or ZQCS commands can be issued to the DRAMs. No other activities (other than another ZQCL or ZQCS command may be issued to the DRAMs) can be performed on the DRAM array by the controller for the duration of <sup>t</sup>ZQINIT or <sup>t</sup>ZQOPER. The quiet time on the array helps accurately calibrate Ron and ODT. After calibration is achieved, the DRAM controller should disable the ZQ ball's current consumption path to reduce overall power usage.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon SELF REFRESH exit, an explicit ZQCL is required if ZQ CALIBRATION is desired.





### **ACTIVATE**

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a ROW in that bank must be opened (ACTIVATED). This is accomplished via the ACTIVATE command, which selects both the BANK and the ROW to be ACTIVATED.


After a ROW is opened with an ACTIVATE command, a READ or WRITE command may be issued to that ROW, subject to the <sup>1</sup>RCD specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to <sup>1</sup>RCD (MIN). In this operation, the DRAMs enable a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to <sup>1</sup>RCD (MIN) (see "POSTED CAS ADDITIVE LATENCY (AL)). <sup>1</sup>RCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which the READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.


When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to <sup>t</sup>CCD (MIN).

A subsequent ACTIVATE command to a different ROW in the same BANK can only be issued after the previous ACTIVE ROW has been closed (PRE-CHARGED). The minimum time interval between successive ACTIVATE commands to the same BANK is defined by the transfer of the same bank.

A subsequent ACTIVATE command to another BANK can be issued while the first BANK is being accessed, which results in a reduction of total ROW-ACCESS overhead. The minimum time interval between successive ACTIVATE commands may be issued in a given table (MIN) period, and the table (MIN) restriction still applies. The FAW (MIN) parameter applies, regardless of the number of BANKS already opened or closed.










#### **READ**

READ bursts are initiated with a READ command. The starting COLUMN and BANK addresses are provided with the READ command and AUTO PRECHARGE is either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled, the ROW being accessed is automatically PRECHARGED at the completion of the burst sequence. If AUTO PRECHARGE is disabled, the ROW will be left open after the completion of the burst.

During READ bursts, the valid data out element from the starting column address is available at READ LATENCY (RL) clocks later. RL is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS LATENCY (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK). Figure 59 shows an example of RL based on a CL setting of 8 as well as AL=0.



DQSx and DQSx\ is driven along with the output data. The initial LOW state on DQSx and HIGH state on DQSx\, is known as the READ preamble (tRPRE). The LOW state on DQSx and the HIGH state on DQSx\, coincident with the last data-out element, is known as the READ postamble (tRPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ will go HIGH-Z. A detailed explanation of tDQSQ (valid data-out skew), tQH (data-out window hold), and the valid data window are depicted in Figure 71. A detailed explanation of tDQSCK (DQS transition skew to CK) is also depicted in Figure 71.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued <sup>t</sup>CCD cycles after the first READ command. This is shown for BL8 in Figure 60. If BC4 is enabled, <sup>t</sup>CCD must still be met which will cause a gap in the data output, as shown in Figure 61. Nonconsecutive READ data is reflected in Figure 62. DDR3 standards do not allow interrupting or truncating any READ burst.


Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 63. To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is RL +  $^{\rm t}$ CCD – WL +  $^{\rm t}$ CK.

A READ burst may be followed by a PRECHARGE command to the same bank provided AUTO PRECHARGE is not ACTIVATED. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called <sup>1</sup>RTP (READ-to-PRECHARGE). <sup>1</sup>RTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 65 and BC4 in Figure 66. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>1</sup>RP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with AUTO PRECHARGE function is engaged. The DRAMs start an AUTO PRECHARGE operation on the rising edge which is AL + <sup>t</sup>RTP cycles after the READ command. DDR3 DRAMs support a <sup>t</sup>RAS lockout feature (see Figure 68). If <sup>t</sup>RAS (MIN) is not satisfied at the edge, the starting point of the AUTO PRECHARGE operation will be delayed until <sup>t</sup>RAS (MIN) is satisfied. In case the internal PRECHARGE operation is pushed out by <sup>t</sup>RTP, tRP starts at the point at which the internal PRECHARGE happens. The time from READ with AUTO PRECHARGE to the next ACTIVATE command the same bank is AL + (<sup>t</sup>RTP + <sup>t</sup>RP)\*, where "\*" means rounded up to the next integer. In any event, internal RECHARGE does not start earlier than four clocks after the last 8n-bit prefetch.



### Figure 60 - Consecutive READ Bursts (BL8)




DO n (or b) = data-out from column (or column b). BL8, RL = 5 (CL = 5, AL = 0).

RL = 5 (CL = 5, AL = 0).




### Figure 61 - Consecutive READ Bursts (BC4)



www.stackedtechnologies.com



### Figure 62 - Nonconsecutive READ Bursts



AL = 0, RL = 8. t. α ε. 4. Notes:


Don't Care

Transitioning Data

DO n (or b) = data-out from column n (or column b). Seven subsequent elements of data-out appear in the programmed order following DO n. Seven subsequent elements of data-out appear in the programmed order following DO b.




## Figure 63 - READ (BL8) to WRITE (BL8)



The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6. NOP commands are shown for ease of illustration; other commands may be valid at these times. <del>-</del>. ~; Notes:




## Figure 64 - READ (BC4) to WRITE (BC4) OTF



DO n = data-out from column n; DI n = data-in from column b. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



### Figure 65 - READ to PRECHARGE (BL8)




NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6. ۲,

DO n = data-out from column, D1b = data-in for column b. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5). ω. <del>4</del>




## Figure 66 - READ to PRECHARGE (BC4)






## Figure 67 - READ to PRECHARGE (AL = 5, CL = 6)





## Figure 68 - READ with Auto Precharge (AL = 4, CL = 6)







#### **READ**

A DQSx to DQ output timing is shown in Figure 69. The DQ transitions between valid data outputs must be within <sup>t</sup>DQSQ of the crossing point of DQSx and DQSx\. DQS must also maintain a minimum HIGH and LOW time of <sup>t</sup>QSH and <sup>t</sup>QSL. Prior to the READ preamble, the DQ balls will either be floating or terminated depending on the status of the ODT signal.


Figure 70 shows the strobe-to-clock timing during a READ. The crossing point DQSx, DQSx\ must transition with ± tDQSCK of the clock crossing point. The data out has no timing relationship to clock, only to DQS, as shown in Figure 70.

Figure 70 also shows the READ preamble and postamble. Normally, both DQSx and DQSx\ are HIGH-Z to save power (VDDQ). Prior to data output from the DRAMs, DQSx is driven LOW and DQSx\ driven HIGH for tRPRE. This is known as the READ preamble.

The READ postamble, <sup>t</sup>RPST, is one half clock from the last DQSx, DQSx\ transition. During the READ postamble, DQSx is driven LOW and DQSx\ driven HIGH. When complete, the DQ will either be disabled or will continue terminating depending on the state of the ODT signal. Figure 75 demonstrates how to measure <sup>t</sup>RPST.



### Figure 69 - Data Output Timing - tDQSQ and Data Valid Window



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at To.

3. DO n = data-out from column n.

4. BL8, RL = 5 (AL = 0, CL = 5).

5. Output timings are referenced to VccQ/2 and DLL on and locked.

6. <sup>t</sup>DQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to clock.

Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late)






### **OUTPUT TIMING**

<sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving <sup>t</sup>HZ (DQS) and <sup>t</sup>HZ (DQ) or begins driving <sup>t</sup>LZ (DQS). <sup>t</sup>LZ (DQ), Figure 71 shows a method to calculate the point when the device is not longer driving <sup>t</sup>HZ (DQS) and <sup>t</sup>HZ (DQ) or begins driving <sup>t</sup>LZ (DQS), <sup>t</sup>LZ (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters <sup>t</sup>LZ (DQS), <sup>t</sup>LZ (DQ), <sup>t</sup>HZ (DQS) and <sup>t</sup>HZ (DQ) are defined as single-ended.




### Figure 70 - Data Strobe Timing - READs






### Figure 71 - Method for Calculating tLZ and tHZ



 $^{t}$ HZ (DQS), $^{t}$ HZ (DQ) end point = 2 × T1 - T2





 $^{t}LZ$  (DQS), $^{t}LZ$  (DQ) begin point = 2 × T1 - T2

Notes:


- 1. Within a burst, the rising strobe edge is not necessarily fixed at <sup>t</sup>DQSCK (MIN) or <sup>t</sup>DQSCK (MAX). Instead, the rising strobe edge can vary between <sup>t</sup>DQSCK (MIN) and <sup>t</sup>DQSCK (MAX).
- 2. The DQS high pulse width is defined by <sup>t</sup>QSH, and the DQS low pulse width is defined by <sup>t</sup>QSL. Likewise, <sup>t</sup>LZ (DQS) MIN and <sup>t</sup>HZ (DQS) MIN are not tied to <sup>t</sup>DQSCK (MIN) (early strobe case) and <sup>t</sup>LZ (DQS) MAX and <sup>t</sup>HZ (DQS) MAX are not tied to <sup>t</sup>DQSCK (MAX) (late strobe case); however, they tend to track one another.
- 3. The minimum pulse width of the READ preamble is defined by <sup>t</sup>RPRE (MIN). The minimum pulse width of the READ postamble is defined by <sup>t</sup>RPST (MIN).


















#### **WRITE**

WRITE bursts are initiated with a WRITE command. The starting COLUMN and BANK addresses are provided with the WRITE command, and AUTO PRECHARGE is selected, the ROW being accessed will be PRECHARGED at the end of WRITE burst. If AUTO PRECHARGE is not selected, the ROW will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 76 though Figure 84, AUTO PRECHARGE is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQSx following the WRITE LATENCY (WL) clocks later and subsequent data elements will be registered on successive edges of DQSx. WRITE LATENCY (WL) is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS WRITE LATENCY (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR- and MR2 registers, respectively. Prior to the first valid DQSx edge, a full cycle is needed (including a dummy crossover of DQSx, DQSx\) and specified as the WRITE preamble shown in Figure 76. The half cycle on DQSx following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQSx is WL clocks ± <sup>t</sup>DQSS. Figure 77 through Figure 84 show the nominal case where <sup>t</sup>DQSS = 0ns; however, Figure 76 includes <sup>t</sup>DQSS (MIN) and <sup>t</sup>DQSS (MAX) cases.

Data may be masked from completing a WRITE using data mask. The mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain HIGH-Z and any additional input data will be ignored.


Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be <sup>t</sup>CCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figures 77 and 78 show concatenated bursts. An example of nonconsecutive WRITES is shown in Figure 79.

Data for any WRITE burst may be followed by a subsequent READ command after tWTR has been met (see Figures 80, 81 and 82).


Data for any WRITE burst may be followed by a subsequent PRECHARGE command providing <sup>t</sup>WR has been met, as shown in Figure 83 and Figure 84.


Both tWTR and tWR starting time may vary depending on the mode register settings (fixed BC4, BL8 vs. OTF).






















Don't Care

## FIGURE 81 - WRITE TO READ (BC4 MODE REGISTER SETTING)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

WTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7. ۲,


The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0. დ <del>4</del> დ

DI n = data-in for column n.

BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).



### FIGURE 82 - WRITE (BC4 OTF) to READ (BC4 OTF)



NOP commands are shown for ease of illustration; other commands may be valid at these times. tBL. Notes:


<sup>t</sup>WTR controls the WRITE-to -READ delay to the same device and starts after


The BC4 OTF setting is activated by MR0[1:0] = 01 and A 12 = 0 during the WRITE command at T0 and the READ command

4. 3.


DI n = data-in for column n. BC4, RL = 5 (AL = 0, CWL = 5).











### **DQ INPUT TIMING**


Figure 76 shows the strobe to clock timing during a WRITE. DQSx, DQSx\ must transition within 0.25tCK of the clock transitions as limited by tDQSS. All data and data mask setup and hold timings are measured relative to the DQSx, DQSx\ crossings, not the clock crossing.

The WRITE preamble and postamble are also shown. One clock prior to data input, DQSx must be HIGH and DQSx\ must be LOW. Then for a half clock, DQSx is driven LOW (DQSx\ is driven HIGH) during the WRITE preamble. twPRE, likewise, DQSx must be kept LOW by the memory

controller after the last data is written to the DRAMs during the WRITE postamble, tWPST.

Data setup and hold times are shown in Figure 86. All setup and hold times are measured from the crossing points of DQSx and DQSx\. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by  ${}^t\!DQSH$  and  ${}^t\!DQSL$ .







#### **PRECHARGE**

Input A10 determines whether one bank or all banks are to be PRECHARGED and in the case where only one bank is to be precharged, inputs BA[2:0] select the array BANK.

When all banks are to be PRECHARGED, inputs BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the IDLE State and must be ACTIVATED prior to any READ or WRITE commands being issued.

#### **SELF REFRESH**

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. VREFDQ may float or not drive VDDQ/2 while in the SELF REFRESH mode under certain conditions:

- Vss<VREFDQ<VDD is maintained</li>
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- · All other SELF REFRESH mode exit timing requirements are met

The DRAMs must be idle with all BANKS in the PRECHARGE state (tRP is satisfied and no bursts are in progress) before a SELF REFRESH entry command can be issued. ODT must also be turned off before SELF REFRESH entry by registering the ODT ball LOW prior to the SELF REFRESH entry command (see "On-Die Termination (ODT) for timing requirements). If RTT\_NOM and RTT\_WR are disabled in the mode registers, ODT can be a "Don't Care". After the SELF REFRESH entry command is registered, CKE must be held LOW to keep the DRAMs in SELF REFRESH mode.

After the DRAMs have entered SELF REFRESH mode, all external control signals, except CKE and RESET\, become "Don't Care". The SDRAM initiates a minimum of one REFRESH command internally within the <sup>t</sup>CKE period when it enters SELF REFRESH mode.

The requirements for entering and exiting SELF REFRESH mode depend on the state of the clock during SELF REFRESH mode. First and foremost, the clock must be stable (meeting <sup>1</sup>CK specifications) when SELF REFRESH mode is entered. If the clock remains stable and the frequency in not altered while in SELF REFRESH mode, then the DRAMs are allowed to exit SELF REFRESH after <sup>1</sup>CKESR is satisfied (CKE is allowed to transition HIGH <sup>1</sup>CKESR later than when CKE was registered LOW). Since the clock remains stable in SELF REFRESH mode (no frequency change), <sup>1</sup>CKSRE and <sup>1</sup>CKSRX are not required. However, if the clock is altered during SELF REFRESH mode, then <sup>1</sup>CKSRE and <sup>1</sup>CKSRX must be satisfied. When entering SELF REFRESH, <sup>1</sup>CKSRE must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during SELF REFRESH exit, NOP or DES must be issued for <sup>t</sup>XS time. <sup>t</sup>XS is required for the completion of any internal REFRESH that is already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. <sup>t</sup>XS is also the earliest time that a SELF REFRESH re-entry may occur (see Figure 87). Before a command requiring a locked DLL can be applied, a ZQCL command must be issued. <sup>t</sup>ZQOPER timing must be met and <sup>t</sup>XSDLL must be satisfied. ODT must be off during <sup>t</sup>XSDLL.



FIGURE 87 - SELF REFRESH ENTRY/EXIT TIMING

### 8Gb, DDR3, 256M x 32 Single Channel Memory Module

# tCKSRE1 t CPDED CKE tCKESR (MIN)1 Valid ODTL RESET# //// SRX (NOP) Address t<sub>XS</sub> 6, 9 t<sub>RP</sub>8 t<sub>XSDLL</sub>7 Enter self refresh mode Exit self refresh mode (synchronous) (asynchronous) Indicates a Break in Don't Care

#### Notes:

- 1. The clock must be valid and stable meeting <sup>t</sup>CK specifications at least <sup>t</sup>CKSRE after entering self refresh mode, and at least <sup>t</sup>CKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then <sup>t</sup>CKSRE and <sup>t</sup>CKSRX do not apply; however, <sup>t</sup>CKESR must be satisfied prior to exiting at SRX.
- 2. ODT must be disabled and RTT off prior to entering self refresh at state T1. If both RTT\_NOM and RTT\_WR are disabled in the mode registers, ODT can be a "Don't Care."
- ${\it 3. \ Self\ refresh\ entry\ (SRE)\ is\ synchronous\ via\ a\ REFRESH\ command\ with\ CKE\ LOW.}$
- A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
- 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
- 6. <sup>t</sup>XS is required before any commands not requiring a locked DLL.
- 7. <sup>t</sup>XSDLL is required before any commands requiring a locked DLL.
- The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, <sup>1</sup>RP must be met, and no data bursts can be in progress.
- Self refresh exit is asynchronous; however, <sup>t</sup>XS and <sup>t</sup>XSDLL timings start at the first rising clock edge where CKE HIGH satisfies <sup>t</sup>ISXR at Tc1.<sup>t</sup>CKSRX timing is also measured so that <sup>t</sup>ISXR is satisfied at Tc1.



#### **EXTENDED TEMPERATURE USAGE**

The HiMOD module supports the optional extended temperature range up to ≤95°C while supporting SELF REFRESH/AUTO REFRESH and support TA temperatures >95°C ≤125°C with MANUAL REFRESH only. When using SELF REFRESH/AUTO REFRESH and the ambient temperature is >85°C, SRT and ASR options must be used.

The extended range temperature range modules must be REFRESHED externally at 2X anytime the ambient temperature is >85°C. The external REFRESH-ING requirement is accomplished by reducing the REFRESH PERIOD from 64ms to 32ms. SELF REFRESH mode requires the use of ASR or SRT to support the extended temperature.

### TABLE 63: SELF REFRESH TEMPERATURE AND AUTO SELF REFRESH DESCRIPTION

Field	MR2 Bits	Description					
Self Refresh	Temperature (	SRT)					
SRT	7	If ASR is disabled (MR2[6]=0), SRT must be programmed to indicate <sup>t</sup> OPER during SELF REFRESH;  * MR2[7] = 0: Normal operating temperature range (0°C to ≤ 85°C)  * MR2[7] = 1: Extended operating temperature range (>85°C to ≤ 105°C)  If ASR is enabled (MR2[7]=1), SRT must be set to 0, even if the extended temperature range is supported.  *MR2[7]=0: SRT is disabled.					
Auto Self Refresh (ASR)							
ASR	6	When ASR is enabled, the SDRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values)  *MR2[6]=1: ASR is enabled (M7 must = 0)					
		When ASR is not enabled, the SRT bit must be programmed to indicate <sup>t</sup> OPER during SELF REFRESH operation.  *MR2[6]=0: ASR is disabled, must use manual SELF REFRESH (SRT)					

TABLE 64: SELF REFRESH MODE SUMMARY								
MR2[6]	MR2[7]		<b>Permitted Operating Temperature</b>					
(ASR)	(SRT)	SELF REFRESH Operation	Range for Self Refresh Mode					
0	0	SELF REFRESH Mode is supported in the normal temperature range.	Normal (0°C to 85°C)					
0	1	SELF REFRESH Mode is supported in normal and extended (≤ 95°C MAX)	Normal and extended (0°C to 95°C)					
		temperature ranges; When SRT is enabled, it increases self refresh power						
		consumption.						
1	0	Self refresh mode is supported in normal and extended temperature ranges;	Normal and extended (0°C to 95°C)					
		Self refresh power consumption may be temperature-dependent.						
1	1	Illegal.						

#### **POWER-DOWN MODE**

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while either an MRS, MPR, ZQCAL, READ or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations are in progress. However, the POWER-DOWN IDD specifications are not applicable until such operations have been completed. Depending on the previous SDRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 65). Timing diagrams detailing the different POWER-DOWN mode entry and exits are shown in Figure 88 through Figure 97.



TABLE 65: COMMAND TO POWER-DOWN ENTRY PARAMETERS							
DRAM Status	Last Command prior to CKE Low <sup>1</sup>	Parameter (MIN)	Parameter Value	Figure			
Idle or Active	ACTIVATE	<sup>t</sup> ACTPDEN	1 <sup>t</sup> CK	Figure 95			
Idle or Active	PRECHARGE	<sup>t</sup> PRPDEN	1 <sup>t</sup> CK	Figure 96			
Active	READ or READAP	<sup>t</sup> RDPDEN	$RL = 4^{t}CK + 1^{t}CK$	Figure 91			
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRPDEN	WL + 4 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 92			
Active	WRITE: BC4MRS		WL + 2 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 92			
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRAPDEN	WL + 4 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 93			
Active	WRITEAP: BC4MRS		WL + 2 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 93			
ldle	REFRESH	<sup>t</sup> REFPDEN	1 <sup>t</sup> CK	Figure 94			
POWER-DOWN	REFRESH	<sup>t</sup> XPDLL	Greater of 10 <sup>t</sup> CK or 24ns	Figure 98			
Idle	MODE REGISTER SET	<sup>t</sup> MRSPDEN	<sup>t</sup> MOD	Figure 97			

Entering POWER-DOWN mode disables the input and output buffers, excluding CK, CK\, ODT, CKE and RESET\. NOP or DES commands are required until <sup>t</sup>CPDED has been satisfied, at which time all specified input/output buffers will be disabled. The DLL should be in a locked state when POWER-DOWN is entered for the fastest mode timing. If the DLL is not locked during the POWER-DOWN entry, the DLL must be reset after exiting POWER-DOWN for proper READ operation as well as synchronous ODT operation.

During POWER-DOWN entry, if any bank remains open after all in-progress commands are complete, the SDRAM will be in ACTIVE POWER-DOWN. If all banks are closed after all in-progress commands are complete, the SDRAM will be in PRECHARGE POWER-DOWN mode or fast EXIT mode. When entering PRECHARGE POWER-DOWN, the DLL is turned off in slow exit mode or kept on in fast EXIT mode.


The DLL remains on when entering ACTIVE POWER-DOWN as well. ODT has special timing constraints when slow EXIT mode, PRECHARGE POWER-DOWN is enabled and entered. Refer to "Asynchronous ODT Mode" for detailed ODT usage requirements in slow EXIT mode PRECHARGE POWER-DOWN. A summary of the two POWER-DOWN modes is listed in Table 66.


While in either POWER-DOWN state, CKE is held LOW, RESET\ is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are a "Don't Care". If RESET\ goes LOW during POWER-DOWN, the SDRAM will switch out of POWER-DOWN and go into the RESET state. After CKE is registered LOW, CKE must remain LOW until <sup>t</sup>PD (MIN) has been satisfied. The maximum time allowed for POWER-DOWN duration is <sup>t</sup>PD (MAX) (9 x tREFI).

The POWER-DOWN states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until <sup>1</sup>CKE has been satisfied. A valid, executable command may be applied after POWER-DOWN EXIT LATENCY, <sup>1</sup>XP, <sup>1</sup>XPDLL have been satisfied. A summary of the POWER-DOWN modes is listed in Table 66.


TABLE 66: POWER-DOWN Modes								
DRAM State	MR1[12]	DLL State	POWER-DOWN exit	Relevant Parameters				
ACTIVE (any bank open)	"Don't Care"	ON	FAST	<sup>t</sup> XP to any other valid COMMAND				
	1	ON	FAST	<sup>t</sup> XP to any other valid COMMAND				
PRECHARGE (all banks PRECHARGED)	0	OFF	SLOW	<sup>t</sup> XDLL to COMMANDS that require the DLL to be locked (READ, RDAP, ODT ON). <sup>t</sup> XP to any other valid COMMAND.				












































### **RESET**

The RESET signal (RESET\) is an asynchronous signal that triggers any time it drops LOW and there are no restrictions about when it can go LOW. After RESET\ is driven LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (RTT) turns off (HIGH-Z) and the DRAM reset. CKE should be brought LOW prior to RESET\ being driven HIGH. After RESET\ goes HIGH, the DRAMs must be re-initialized as though a normal power up were executed (see Figure 99). All refresh counters on the DRAMs are RESET and data stored in the DRAMs is assumed unknown after RESET\ has been driven LOW.







#### **ON-DIE TERMINATION (ODT)**

ODT is a feature that enables the DRAMs to enable/disable on-die termination resistance for each DQ, DQSx, DQSx, DMx for the two words contained in H iMOD.

The ODT feature is designed to improve signal integrity of the memory array/ sub-system by enabling the memory controller to independently turn on or off the DRAMs internal termination resistance for any grouping of DRAM devices. The ODT feature is not supported during DLL disable mode. A simple functional representation of the DRAM ODT feature is shown in Figure 100. The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

# FIGURE 100 - ON-DIE TERMINATION To other circuitry such as RCV, ... Switch DQ, DQS, DQS#, DM

#### **FUNCTIONAL REPRESENTATION OF ODT**

The value of RTT (ODT termination value) is determined by the settings of several mode register bits (see Table 70). The ODT ball is ignored while in SELF REFRESH mode (must be turned off prior to SELF REFRESH entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous modes (when the DLL is off during PRECHARGE POWER-DOWN or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during WRITEs and provides OTF switching from no RTT or RTT\_NOM to RTT\_WR.

The actual effective termination, RTT\_EFF may be different from the RTT targeted due to nonlinearity of the termination. For RTT\_EFF values and calculations, see "ODT Characteristics".

#### **NOMINAL ODT**

ODT (NOM) is the base termination resistance for each applicable ball, enabled or disabled via MR1[9,6,2] (see Figure 46), and it is turned on or off via the ODT ball.

TABLE 67: POWER-DOWN Modes					
MR1[9,6,2]	ODT Pin	SDRAM Termination State	SDRAM State	Notes	
000	0	RTT_NOM disabled, ODT OFF	Any valid	1,2	
000	1	RTT_NOM disabled, ODT ON	Any valid except SELF REFRESH, READ	1,3	
000-101	0	RTT_NOM enabled, ODT OFF	Any valid	1,2	
000-101	1	RTT_NOM enabled, ODT ON	Any valid except SELF REFRESH, READ	1,3	
110 and 111	Х	RTT_NOM reserved, ODT ON or OFF	Illegal		

#### NOTES:

- 1. Assumes dynamic ODT is disabled.
- ODT is enabled and active during most WRITES for proper termination, but it is not illegal to have it off during WRITES.
- ODT must be disabled during READs. The RTT\_NOM value is restricted during WRITES. Dynamic ODT is applicable if enabled.



#### **NOMINAL ODT**

Nominal ODT resistance RTT\_NOM is defined by MR1[9,6,2], as shown in Figure 46. The RTT\_NOM termination value applies to the output pins previously mentioned. The HiMOD supports multiple RTT\_NOM values based on RZQ/n where n can be 2,4,6,8 or 12 and RZQ is  $240\Omega\pm1\%$ . RTT\_NOM termination is allowed any time after the SDRAM is initialized, calibrated and not performing READ accesses or when it is not in SELF REFRESH mode.

WRITE access uses RTT\_NOM id dynamic ODT (RTT\_WR) is disabled. If RTT\_NOM is used during WRITEs, only RZQ/2, RZQ/4 and RZQ/6 are allowed (see Table 66). ODT timings are summarized in Table 68, as well as, listed in Table 47.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in "Synchronous ODT Mode".

Table 68: ODT Parameter					
				Definition for	
Symbol	Description	Begins at	Defined to	All DDR3 bins	Units
ODTL ON	ODT synchronous turn on delay	ODT registered HIGH	RTT_ON ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK
ODTL OFF	ODT synchronous turn off delay	ODT registered HIGH	RTT_ON ± <sup>t</sup> AOF	CWL + AL - 2	<sup>t</sup> CK
<sup>t</sup> AONPD	ODT asynchronous on delay	ODT registered HIGH	RTT_ON	1-9	ns
<sup>t</sup> AOFFPD	ODT asynchronous on delay	ODT registered HIGH	RTT_OFF	1-9	ns
ODTH4	ODT minimum HIGH time after ODT assertion	ODT registered HIGH or WRITE	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> CK
	or WRITE (BC4)	registration with ODT HIGH			
ODTH8	ODT minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 47	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTL off completion	Completion of ODTL off	RTT_OFF	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK

#### **DYNAMIC ODT**

In certain applications, to further enhance signal integrity on the data bus, it is desirable that the termination strength, be changed without issuing an MRS command, essentially changing the ODT termination resistance on-the-fly. With dynamic ODT (RTT\_WR) enabled, the DRAMs switch from nominal ODT (RTT\_NOM) to dynamic ODT when beginning a WRITE burst and subsequently switches back to nominal ODT at the completion of the WRITE burst sequence. This requirement and the supporting DYNAMIC ODT makes it feasible and is described in further detail below:

#### **DYNAMIC ODT FUNCTIONAL DESCRIPTION:**

The dynamic ODT mode is enabled if either MR2[9] or mR2[10] is set to "1". Dynamic ODT is not supported during DLL disable mode, so RTT\_WR must be disabled. The dynamic ODT function is described, as follows:

- Two RTT values are available RTT\_NOM and RTT\_WR:
  - The value of RTT\_NOM is preselected via MR1[9,6,2]
  - The value for RTT\_WR is preselected via MR2[10,9]
- During DRAM operations without READ or WRITE commands, the termination is controlled as follows:
  - Termination ON/OFF timing is controlled via the ODT ball and LATENCIES ODTI on and ODTL off
  - Nominal termination strength RTT\_NOM is used
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered and if dynamic ODT is enabled, the ODT termination is controlled as follows:
  - $\bullet \ A \ latency \ of \ ODTLCNW \ after \ the \ WRITE \ command: \ termination \ strength \ RTT\_NOM \ switches \ to \ RTT\_WR$
  - A Latency of ODTLCWN8 (for BL8, fixed or OTF) or ODTLCWN4 (for BC4, fixed or OTF) after the WRITE command: termination strength RTT\_WR switches back to RTT\_NOM
  - ON/OFF termination timing is controlled via the ODT ball and determined by ODTL on, ODTL off, ODTH4 and ODTH8.
  - During the <sup>t</sup>ADC transition window, the value of RTT is undefined

ODT is constrained during WRITEs and when dynamic ODT is enabled (see Table 69).




TABLE 6	TABLE 69: DYNAMIC ODT SPECIFIC PARAMETERS						
				Definition for			
Symbol	Description	Begins at	Defined to	All DDR3 bins	Units		
ODTL	Change from RTT_NOM to RTT_WR	WRITE registration	RTT switched from RTT_NOM to RTT_WR	WL - 2	<sup>t</sup> CK		
ODTL <sub>CWN4</sub>	Change from RTT_WR to RTT_NOM (BC4)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	4 <sup>t</sup> CK + ODTL OFF	<sup>t</sup> CK		
ODTL <sub>CWN8</sub>	Change from RTT_WR to RTT_NOM (BL8)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	6 <sup>t</sup> CK + ODTL OFF	<sup>t</sup> CK		
<sup>t</sup> ADC	RTT change skew	ODTL <sub>cnw</sub>	RTT trans complete	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK		


TABLE	TABLE 70: MODE REGISTERS FOR RTT_NOM					
MI	R1(RTT_NO	M)				
М9	M6	M2	RTT_NOM (RZQ)	RTT_NOM(Ohms)	RTT_NOM Mode Restriction	
0	0	0	Off	Off	n/a	
0	0	1	RZQ/4	60	SELF REFRESH	
0	1	0	RZQ/2	120		
0	1	1	RZQ/6	40		
1	0	0	RZQ/12	20	SELF REFRESH, WRITE	
1	0	1	RZQ/8	30		
1	1	0	Reserved	Reserved	n/a	
1	1	1	Reserved	Reserved	n/a	

TABLE 71: MODE REGISTERS FOR RTT_WR				
MR1(R	TT_NOM)			
M10	M2	RTT_NOM (RZQ)	RTT_NOM(Ohms)	
0	0	Dynamic ODT OFF: WRITE	does not affect RTT_NOM	
0	1	RZQ/4	60	
1	0	RZQ/2	120	
1	1	Reserved	Reserved	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	

TABLE 72: TIMING DIAGRAMS FOR DYNAMIC ODT			
Figure	Title		
Figure 101	Dynamic ODT: ODT asserted before and after the WRITE, BC4		
Figure 102	Dynamic ODT: Without WRITE command		
Figure 103	Dynamic ODT: ODT pin asserted together with WRITE command for 6 CK cycles, BL8		
Figure 104 Dynamic ODT: ODT pin asserted with WRITE command for 6 CK cycles, BC4			
Figure 105	Dynamic ODT: ODT pin asserted with WRITE command for 4 CK cycles, BC4		











# FIGURE 103 - DYNAMIC ODT: ODT PIN ASSERTED TOGETHER WITH WRITE COMMAND FOR 6 CLOCK CYCLES, BL8 Command Address Address Dos Doss Notes: 1. Via MRS or OTF; AL = 0, CWL = 5. If RTT\_NOM can be either enabled or disabled, ODT can be HIGH. RTT\_WR is enabled. 2. In this example, ODTH8 = 6 is satisfied exactly.







#### SYNCHRONOUS ODT MODE

Synchronous ODT is selected whenever the DLL is turned on and locked while  $R\tau\tau_NOM$  or  $R\tau\tau_WR$  is enabled. Based on the POWER-DOWN definition, these modes are:

- Any bank ACTIVE with CKE HIGH
- REFRESH mode with CKE HIGH
- DLE mode with CKE HIGH
- ACTIVE POWER-DOWN mode (regardless of MR0[12])
- PRECHARGE POWER-DOWN mode if DLL is enabled during PRECHARGE POWER-DOWN by MR0[12]

#### **ODT LATENCY AND POSTED ODT**

In synchronous ODT mode, RTT turns on ODTL on clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTL off clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by tAON and tAOF around each clock edge (see Table 73). The ODT LATENCY is tied to the WRITE LATENCY (WL) by ODTL on =WL-2 and ODTL off = WL-2.

Since WRITE LATENCY is made up of CAS WRITE LATENCY (CWL) and ADDITIVE LATENCY (AL), the AL value programmed into the mode register MR1[4,3], also applies to the ODT signal. The SDRAM's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTL on = CWL + AL – 2 and ODTL off = CWL + AL – 2.




# SYNCHRONOUS ODT TIMING PARAMETERS

FIGURE 106 - SYNCHRONOUS ODT

Synchronous ODT mode uses the following timing parameters: ODTL on, ODTL off, ODTH4, ODTH8, <sup>t</sup>AON and <sup>t</sup>AOF (see Table 73 and Figure 106). The minimum RTT turn-on time (<sup>t</sup>AON [MIN]) is the point at which the device leaves HIGH-A and ODT resistance begins to turn on. Maximum RTT turn-on time (<sup>t</sup>AON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTL on. The minimum RTT turn-off time (<sup>t</sup>AOF [min]) is the point at which the device starts to turn-off ODT resistance. Maximum RTT turn-off time (<sup>t</sup>AOF [MAX]) is the point at which ODT has reached HIGH-Z. Both are measured from ODTL off.

When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the SDRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 107). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.


TABLE	Table 73: SYNCHRONOUS ODT Parameters					
Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units	
ODTL ON	ODT synchronous TURN-ON delay	ODT registered HIGH	RTT_ON ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK	
ODTL OFF	ODT synchronous TURN-OFF delay	ODT registered HIGH	RTT_OFF ± <sup>t</sup> AOF	CWL + AL - 2	tCK	
ODTH4	ODT Minimum HIGH time after ODT	ODT registered HIGH, or WRITE	ODT registered LOW	4 <sup>t</sup> cK	<sup>t</sup> CK	
	assertion or WRITE (BC4)	registration with ODT HIGH				
ODTH8	ODT Minimum HIGH time after	WRITE registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> cK	<sup>t</sup> CK	
	WRITE (BL8)					
<sup>t</sup> AON	ODT TURN-ON relative to ODTL on	Completion of ODTL on	RTT_ON	See Table 47	ps	
	completion					
<sup>t</sup> AOF	ODT TURN-OFF relative to ODTL off	Completion of ODTL off	RTT_OFF	$0.5^{t}$ cK ± $0.2^{t}$ cK	tCK	
	completion					



Notes: 1. AL = 3; CWL = 5; ODTL on = WL = 6.0; ODTL off = WL - 2 = 6. RTT\_NOM is enabled.


tAON (MAX)





#### **ODT OFF DURING READS**

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW. RTT may not be enabled until the end of the postamble as shown in Figure 108.





#### **ASYNCHRONOUS ODT MODE**

Asynchronous ODT mode is available when the DRAMs run in DLL ON mode and when either RTT\_NOM or RTT\_WR is enabled; however, the DLL is temporarily turned off in PRECHARGED POWER-DOWN standby via MR0[12]. Additionally, ODT operates asynchronously when the DLL is synchronizing after being RESET. See "POWER-DOWN MODE" for definition and guidance over POWER-DOWN details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls RTT by analog time. The timing parameters <sup>†</sup>AONPD and <sup>†</sup>AOFPD (see Table 74) replace ODTL on/<sup>†</sup>AON and ODTL off/<sup>†</sup>AOF respectively, when ODT operates asynchronously (see Figure 109).

The minimum RTT turn-on time (tAONPD [MIN]) is the point at which the device termination circuit leaves HIGH-Z and ODT resistance begins to turn-on. Maximum RTT turn-on time (tAONPD [MAX]) is the point at which ODT resistance is fully on. tAONPD (MIN) and tAONPD (MAX) are measured from ODT being sampled HIGH.

The minimum RTT turn-off time (†AOFPD [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum RTT turn-off time (†AOFPD [MAX]) is the point at which ODT has reached HIGH-Z. †AOFPD (MIN) and †AOFPD (MAX) are measured from ODT being sampled LOW.




TABLE 74: AS	TABLE 74: ASYNCHRONOUS ODT TIMING PARAMETERS FOR ALL SPEED BINS				
Symbol	Description	MIN	MAX	Units	
<sup>t</sup> AON <sub>PD</sub>	Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL off)	2	8.5	ns	
<sup>t</sup> AOF <sub>PD</sub>	Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL off)	2	8.5	ns	



#### SYNCHRONOUS TO ASYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN ENTRY)

There is a transition period around POWER-DOWN ENTRY (PDE) where the SDRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by the setting of MR0[12] = 0. POWER-DOWN entry begins <sup>t</sup>ANPD prior to CKE first being registered LOW and it ends when CLE is first registered LOW. <sup>t</sup>ANPD is equal to the greater of ODTL off + 1<sup>t</sup>CK or ODTL on + 1<sup>t</sup>CK. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, POWER-DOWN entry will end <sup>t</sup>RFC after the REFRESH command rather than when CKE is first registered LOW. POWER-DOWN ENTRY will then become the greater of <sup>t</sup>ANPD and <sup>t</sup>RFC – REFRESH command to CKE registered LOW.


ODT assertion during POWER-DOWN ENTRY results in an RTT change as early as the lesser of  $^tAONPD$  (MIN) and ODTL on x  $^tCK$  +  $^tAON$  (MIN) or as late as the greater of  $^tAONPD$  (MAX) and ODTL on x  $^tCK$  +  $^tAON$  (MAX). ODT de-assertion during POWER-DOWN ENTRY may result in an RTT change as early as the lesser of  $^tAOPPD$  (MIN) and ODTL off x  $^tCK$  +  $^tAOF$  (MIN) or as late as the greater of  $^tAOPPD$  (MAX) and ODTL off x  $^tCK$  +  $^tAOF$  (MIN) or as late as the greater of  $^tAOPPD$  (MAX) and ODTL off x  $^tCK$  +  $^tAOF$  (MAX). Table 75 summarizes these parameters.

If the AL has a large value, the uncertainty of the state of RTT becomes quite large. This is because ODTL on and ODTL off are derived from the WL and WL is equal to CWL + AL. Figure 110 shows three different cases;

- ODT A: Synchronous behavior before <sup>t</sup>ANPD
- ODT\_B: ODT state changes during the transition period with <sup>†</sup>AONPD (MIN) less than ODTL on x <sup>†</sup>CK + <sup>†</sup>AON (MIN) and <sup>†</sup>AONPD (MAX) greater than ODTL on x <sup>†</sup>CK + <sup>†</sup>AON (MAX)
- ODT\_C: ODT state changes after the transition period with asynchronous behavior

TABLE 75: ODT PARAMETERS FOR POWER-DOWN (DLL OFF) ENTRY AND EXIT TRANSITION PERIOD				
Description	MIN	MAX		
POWER-DOWN entry transition period (POWER-DOWN entry)	Greater of: <sup>t</sup> AN <sub>PD</sub> or <sup>t</sup> RFC -	REFRESH to CKE LOW		
POWER-DOWN entry transition (POWER-DOWN exit)	<sup>t</sup> AN <sub>PD +</sub> <sup>t</sup>	XPDLL		
ODT to RTT TURN-ON delay (ODTL on = WL - 2)	Lesser of: <sup>t</sup> AN <sub>PD</sub> (MIN) [1ns] or	Lesser of: <sup>t</sup> AN <sub>PD</sub> (MIN) [1ns] or		
	ODL on x <sup>t</sup> CK + <sup>t</sup> AON (MIN)	ODL on x <sup>t</sup> CK + <sup>t</sup> AON (MIN)		
ODT to RTT TURN-OFF delay (ODTL off = WL - 2)	Lesser of: <sup>t</sup> AOF <sub>PD</sub> (MIN) [1ns] or	Lesser of: <sup>t</sup> AOF <sub>PD</sub> (MIN) [1ns] or		
	ODL off x <sup>t</sup> CK + <sup>t</sup> AOF (MIN)	ODL off x <sup>t</sup> CK + <sup>t</sup> AOF (MIN)		
<sup>t</sup> AN <sub>PD</sub>	WL - 1 (Greater of ODTL of	off + 1 or ODTL on + 1)		





# ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN EXIT)

ODT may exhibit either asynchronous or synchronous behavior during POWER-DOWN EXIT (PDX). This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by setting MR0[12] to "0". POWER-DOWN exit begins <sup>t</sup>ANPD prior to CKE first being registered HIGH and it ends <sup>t</sup>XPDLL after CKE is first registered HIGH. <sup>t</sup>ANPD is equal to the greater of ODTL off + 1<sup>t</sup>CK or ODTL on + 1<sup>t</sup>CK. The transition period is <sup>t</sup>ANPD plus <sup>t</sup>XPDLL.


ODT assertion during POWER-DOWN exit results in an RTT change as early as the lesser of  $^tAONPD$  (MIN) and ODTL on x  $^tCK$  +  $^tAON$  (MIN) or as late as the greater of  $^tAONPD$  (MAX) and ODTL on x  $^tCK$  +  $^tAON$  (MAX). ODT de-assertion during POWER-DOWN EXIT may result in an RTT change as early as the lesser of  $^tAOFPD$  (MIN) and OFTL off x  $^tCK$  +  $^tAOF$  (MIN) or as late as the greater of  $^tAOFPD$  (MAX) and ODTL off x  $^tCK$  +  $^tAOF$  (MAX). Table 75 summarizes these parameters.

If the AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTL on and ODTL off are derived from the WL, and the WL is equal to CWL + AL. Figure 111 shows three different cases.

- ODT C: Asynchronous behavior before <sup>t</sup>ANPD
- ODT B: ODT state changes during the transition period with <sup>t</sup>AOFPD (MIN) less than ODTL off x <sup>t</sup>CK + <sup>t</sup>AOF (MIN) and ODTL off x <sup>t</sup>CK + <sup>t</sup>AOF (MAX) greater than <sup>t</sup>AOFPD (MAX)
- ODT A: ODT state changes after the transition period with synchronous response



#### FIGURE 111 - ASYNCHRONOUS TO SYNCHRONOUS TRANSITION DURING PRECHARGE POWER-DOWN (DLL OFF) EXIT




Notes: 1. CL = 6; AL = CL - 1; CWL = 5; ODTL off = WL - 2 = 8.




#### ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (SHORT CKE PULSE)

If the time in the PRECHARGE POWER DOWN or IDLE states is very short (short CKE LOW pules), the POWER-DOWN ENTRY and POWER-DOWN EXIT transition periods will overlap. When overlap occurs, the response of the SDRAM's RTT to a change in the ODT state may be synchronous from the start of the POWER-DOWN ENTRY transition period to the end of the POWER-DOWN EXIT transition period even if the ENTRY period ends later than the EXIT period. (see Figure 112).

If the time in the idle state is very short (short CKE HIGH pulse), the POWER-DOWN EXIT and POWER-DOWN ENTRY transition periods overlap. When this overlap occurs, the response of the DRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of the POWER-DOWN EXIT transition period to the end of the POWER-DOWN ENTRY transition period (see Figure 113).









Revisio	REVISION HISTORY					
Revision	Ву	Issue Date	Description Of Change			
А	BV	9.27.2015	INITIATE			

STACKED Technologies Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. STACKED Technologies does not assume any liability arising out of the application or use of any product or circuit described herein. In no event shall any liability exceed the product purchase price.

STACKED Technologies believes the information contained herein is accurate, however it is not liable for inadvertent errors. Information subject to change without notice. STACKED Technologies assumes no liability for use of its products in mission critical or life support applications. Products of STACKED Technologies are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with STACKED Technologies. Furthermore, STACKED Technologies does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user.